Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp2077786ybl;
        Thu, 30 Jan 2020 10:59:13 -0800 (PST)
X-Google-Smtp-Source: APXvYqwaiXY85w3o0Oal0sVFmqLcVrZ+YxD+WnFACNnWPgQD4X7AX90awsiQWTptcflVvD9cBgOR
X-Received: by 2002:a05:6830:1251:: with SMTP id s17mr4688626otp.108.1580410752787;
        Thu, 30 Jan 2020 10:59:12 -0800 (PST)
ARC-Seal: i=1; a=rsa-sha256; t=1580410752; cv=none;
        d=google.com; s=arc-20160816;
        b=aYaW/SI8kVAdHtCn6dFWW8BaZ2P6/kG4vvvnu4JAvs4iJWYEXEW8zLpiJrk+n+vWWy
         OwE6AsaUHrCxWfapy9xeE8euPBpKQwBx+Hwo3hd0iHAwfscGjgzQhXWzmJROTC4kG4cI
         T5lkVNyfET959sTO5S5RsdJkHN39ckwrVX/Itqgbpg8ojd6zQoNOhRGIQhb9aPApz3js
         H5R9JKeH29n9odjTE1QhJhhH8hVu3our3+VHzhlOdsIMm8woFyepwqIRJrbPfQQU973/
         utv2iqlhp/2oEEvkp+HG/ZJkJ1p0qPQUWomqYiZW+EIvka5nS1f15CdrOVfrPO2Uck2N
         56DA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:content-language
         :content-transfer-encoding:in-reply-to:mime-version:user-agent:date
         :message-id:from:references:cc:to:subject;
        bh=QNM5QzcxkMUFdTXG9lkyArnht6Pwyaue/OM6xvKj7m0=;
        b=aJoFYc46zC8xbGbozVmoW4rHhM24EiyZ5SoUdKyj8C+HOBLd24SdnqdO4NAz8ZAI/6
         IAgQQF3HE3kOSE4fGK0ZPvJKlUOYZApU49bfxrEYYYMKObdWp+tNcRYCPON+E/f07AkG
         QL8IITVUI4rVL0hLKaHBLeuxtpF4ictrJcg5W1NI5irtCacYnkvFWG2M/dRxVshWDboI
         3cBvnH4+0vvUsJjP5XFf50nHClLr8eEDgFzIaUAhcSlwh/svjaz4Z3lvKUCsC/Qx8G22
         ein0U+0ouxGrjXp52yne4butnmkNvec2MSWfG2ZDCjqp8R1PXB/ilbxtOBRm6Egmx4Za
         K6zA==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=ITmCna9s;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id k131si3114514oia.64.2020.01.30.10.58.59;
        Thu, 30 Jan 2020 10:59:12 -0800 (PST)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=ITmCna9s;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727931AbgA3S6F (ORCPT <rfc822;chenc2371@gmail.com> + 99 others);
        Thu, 30 Jan 2020 13:58:05 -0500
Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:3326 "EHLO
        hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1727285AbgA3S6F (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 30 Jan 2020 13:58:05 -0500
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5e3327260000>; Thu, 30 Jan 2020 10:57:42 -0800
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Thu, 30 Jan 2020 10:58:02 -0800
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Thu, 30 Jan 2020 10:58:02 -0800
Received: from [10.2.164.115] (10.124.1.5) by HQMAIL107.nvidia.com
 (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 30 Jan
 2020 18:58:02 +0000
Subject: Re: Re: Re: Re: [RFC PATCH v1 5/5] arm64: tegra: Add Tegra VI CSI
 suppport in device tree
To:     Thierry Reding <thierry.reding@gmail.com>
CC:     <jonathanh@nvidia.com>, <frankc@nvidia.com>, <hverkuil@xs4all.nl>,
        <linux-media@vger.kernel.org>, <devicetree@vger.kernel.org>,
        <linux-clk@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>
References: <1580235801-4129-1-git-send-email-skomatineni@nvidia.com>
 <1580235801-4129-6-git-send-email-skomatineni@nvidia.com>
 <20200129094624.GD2479935@ulmo>
 <bd18711d-ce23-cbee-7824-37a8c78908e6@nvidia.com>
 <20200130123607.GB2584455@ulmo>
 <c5fd4eb3-0026-95a5-5162-e1cf5302698e@nvidia.com>
 <20200130175820.GA3155155@ulmo>
From:   Sowjanya Komatineni <skomatineni@nvidia.com>
Message-ID: <deb6839b-2ddb-be54-a985-a2b7624374af@nvidia.com>
Date:   Thu, 30 Jan 2020 10:58:00 -0800
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101
 Thunderbird/60.9.0
MIME-Version: 1.0
In-Reply-To: <20200130175820.GA3155155@ulmo>
X-Originating-IP: [10.124.1.5]
X-ClientProxiedBy: HQMAIL105.nvidia.com (172.20.187.12) To
 HQMAIL107.nvidia.com (172.20.187.13)
Content-Type: text/plain; charset="windows-1252"; format=flowed
Content-Transfer-Encoding: 7bit
Content-Language: en-US
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1580410662; bh=QNM5QzcxkMUFdTXG9lkyArnht6Pwyaue/OM6xvKj7m0=;
        h=X-PGP-Universal:Subject:To:CC:References:From:Message-ID:Date:
         User-Agent:MIME-Version:In-Reply-To:X-Originating-IP:
         X-ClientProxiedBy:Content-Type:Content-Transfer-Encoding:
         Content-Language;
        b=ITmCna9sbrRh0pVzoqdUgyZz/6ImOFemFtsl4vdj/gf6PWpATy+sWSI6nF+ifGKrd
         bnhVllCaiZ8kQPLOo1M5uvWz2qgA86mFdQS1D5WPIlXVjigxYOwx+CBHu3PM9Sd1MQ
         S+tQY1MRuMxHNF8jCQLi6ltoifA6WpBSbEeuPRvFQHwl3AlmYehaj3d/W202b5Hjy4
         MiD7qCCEKPTBaYAg24PAi8pJI0tNggkzoT0K1IQ8YNjHnh1RdZlp6Yk5D1cd2Q8NgW
         j/X5bJF9U05rh7TIQkbOGpiVLaEXu8yBQJwPlEGJxd6xw/B+d3FxL0Ix3x6suelAhY
         j/copeF0M0uLA==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org


On 1/30/20 9:58 AM, Thierry Reding wrote:
> On Thu, Jan 30, 2020 at 09:18:50AM -0800, Sowjanya Komatineni wrote:
>> On 1/30/20 4:36 AM, Thierry Reding wrote:
>>> On Wed, Jan 29, 2020 at 08:22:48AM -0800, Sowjanya Komatineni wrote:
>>>> On 1/29/20 1:46 AM, Thierry Reding wrote:
>>>>> On Tue, Jan 28, 2020 at 10:23:21AM -0800, Sowjanya Komatineni wrote:
>>>>>> Tegra210 contains VI controller for video input capture from MIPI
>>>>>> CSI camera sensors and also supports built-in test pattern generator.
>>>>>>
>>>>>> CSI ports can be one-to-one mapped to VI channels for capturing from
>>>>>> an external sensor or from built-in test pattern generator.
>>>>>>
>>>>>> This patch adds support for VI and CSI and enables them in Tegra210
>>>>>> device tree.
>>>>>>
>>>>>> Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
>>>>>> ---
>>>>>>     arch/arm64/boot/dts/nvidia/tegra210-p2597.dtsi |  8 +++++++
>>>>>>     arch/arm64/boot/dts/nvidia/tegra210.dtsi       | 31 +++++++++++++++++++++++++-
>>>>>>     2 files changed, 38 insertions(+), 1 deletion(-)
>>>>>>
>>>>>> diff --git a/arch/arm64/boot/dts/nvidia/tegra210-p2597.dtsi b/arch/arm64/boot/dts/nvidia/tegra210-p2597.dtsi
>>>>>> index b0095072bc28..ec1b3033fa03 100644
>>>>>> --- a/arch/arm64/boot/dts/nvidia/tegra210-p2597.dtsi
>>>>>> +++ b/arch/arm64/boot/dts/nvidia/tegra210-p2597.dtsi
>>>>>> @@ -10,6 +10,14 @@
>>>>>>     			status = "okay";
>>>>>>     		};
>>>>>> +		vi@54080000 {
>>>>>> +			status = "okay";
>>>>>> +		};
>>>>>> +
>>>>>> +		csi@0x54080838 {
>>>>>> +			status = "okay";
>>>>>> +		};
>>>>>> +
>>>>>>     		sor@54580000 {
>>>>>>     			status = "okay";
>>>>>> diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
>>>>>> index 48c63256ba7f..c6107ec03ad1 100644
>>>>>> --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi
>>>>>> +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi
>>>>>> @@ -136,9 +136,38 @@
>>>>>>     		vi@54080000 {
>>>>>>     			compatible = "nvidia,tegra210-vi";
>>>>>> -			reg = <0x0 0x54080000 0x0 0x00040000>;
>>>>>> +			reg = <0x0 0x54080000 0x0 0x808>;
>>>>>>     			interrupts = <GIC_SPI 69 IRQ_TYPE_LEVEL_HIGH>;
>>>>>>     			status = "disabled";
>>>>>> +			assigned-clocks = <&tegra_car TEGRA210_CLK_VI>;
>>>>>> +			assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_C4_OUT0>;
>>>>>> +
>>>>>> +			clocks = <&tegra_car TEGRA210_CLK_VI>;
>>>>>> +			clock-names = "vi";
>>>>>> +			resets = <&tegra_car 20>;
>>>>>> +			reset-names = "vi";
>>>>>> +		};
>>>>>> +
>>>>>> +		csi@0x54080838 {
>>>>>> +			compatible = "nvidia,tegra210-csi";
>>>>>> +			reg = <0x0 0x54080838 0x0 0x2000>;
>>>>>> +			status = "disabled";
>>>>>> +			assigned-clocks = <&tegra_car TEGRA210_CLK_CILAB>,
>>>>>> +					  <&tegra_car TEGRA210_CLK_CILCD>,
>>>>>> +					  <&tegra_car TEGRA210_CLK_CILE>;
>>>>>> +			assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_P>,
>>>>>> +						 <&tegra_car TEGRA210_CLK_PLL_P>,
>>>>>> +						 <&tegra_car TEGRA210_CLK_PLL_P>;
>>>>>> +			assigned-clock-rates = <102000000>,
>>>>>> +					       <102000000>,
>>>>>> +					       <102000000>;
>>>>>> +
>>>>>> +			clocks = <&tegra_car TEGRA210_CLK_CSI>,
>>>>>> +				 <&tegra_car TEGRA210_CLK_CILAB>,
>>>>>> +				 <&tegra_car TEGRA210_CLK_CILCD>,
>>>>>> +				 <&tegra_car TEGRA210_CLK_CILE>;
>>>>>> +			clock-names = "csi", "cilab", "cilcd", "cile";
>>>>>> +
>>>>>>     		};
>>>>> Can this be a child of the vi node? Looking at the register ranges it
>>>>> seems like these are actually a single IP block. If they have separate
>>>>> blocks with clearly separate functionality, then it makes sense to have
>>>>> CSI be a child node of VI, though it may also be okay to merge both and
>>>>> have a single node with the driver doing all of the differentiation
>>>>> between what's VI and what's CSI.
>>>>>
>>>>> Looking at later chips, the split between VI and CSI is more explicit,
>>>>> so having the split in DT for Tegra210 may make sense for consistency.
>>>>>
>>>>> I know we've discussed this before, but for some reason I keep coming
>>>>> back to this. I'll go through the other patches to see if I can get a
>>>>> clearer picture of how this could all work together.
>>>>>
>>>>> Thierry
>>>> We can keep it separate as we discussed.
>>>>
>>>> But as Tegra186 onwards, CSI is separate device to be all cosistent I kept
>>>> CSI as separate node for Tegra210 as well.
>>>   From our discussion, my understanding was that CSI would be a separate
>>> device, but it would still be a subdevice of VI. The address offset of
>>> the CSI registers not being aligned to a power of two is a strong
>>> indication that this is really all part of the same block.
>> Yes our earlier discussion is to have CSI as subdevice.
>>
>> Later looking into T186 and later NVCSI is totally separate so it will be
>> separate device and to have driver common moved Tegra210 CSI also as
>> separate device instead of having it as subdevice of VI.
>>
>> Earlier when we discussed at that time I am using TPG also from device
>> graphs but not moved to hard media links inside driver for TPG.
>>
>> For this we need CSI to be available prior to VI.
> Why is that? Does creating the hard media links need access to a struct
> device? What if we created that device in the VI driver without any
> reliance on DT? Shouldn't that also work? I have a hard time imagining
> that there aren't other devices like this where we don't necessarily
> have separate devices for these links.
Yes we need CSI structure for hard link TPG also as all csi channel list 
is part of CSI device.

We can create CSI channel subdevices within VI without using CSI device 
from a separate CSI driver probe for Tegra210 and make all subdev 
related ops implementations as global so they can be used from VI driver 
for Tegra210 and can also be used for Tegra186 and later in separate CSI 
driver.

During creating media links in VI driver for TPG, for T210 we can use 
local CSI device structure and for T186+ we can use CSI device structure 
created during CSI probe.

Sorry, I didn't understood what you meant by separate devices for these 
link.

We only have Tegra CSI linked to Tegra VI for TPG/Real sensor.

>> If we add CSI as subdevice to VI, CSI will not be available by the time
>> VI init happens.
> The CSI subdevice should be registered as part of the VI driver's probe,
> right? That's typically where you'd call of_platform_populate(). Could
> we not set up the hard media links in the ->init() callbacks for the
> host1x clients? Those are called after all of the devices have been
> probed, so the CSI device should be available at that time.
>
>> Currently host1x subdevices listed has CSI before VI and CSI init happens
>> earlier so by the time VI init happens CSI is available to do media links
>> b/w VI video entity and CSI subdevice entity.
> Okay, I understand how this would be a convenient solution. However, the
> device tree is a hardware description, so we need to ignore what we know
> about the operating system infrastructure that we want to use when
> writing the device tree bindings (and the device tree content) in order
> to make sure the same binding will work on a different operating system
> which may have a completely different infrastructure (or none at all).
>
>> Also having CSI as separate subdevice (not as subdevice to VI) for T210 will
>> be consistent with T186 and later.
> Again, I see how that's convenient. But the main difference between
> Tegra210 and Tegra186 is that on the former, the CSI is merged with VI,
> whereas on the latter the CSI is a completely separate hardware block.
>
> Since device tree describes the hardware, that difference should be
> apparent in the device tree. I initially thought as well that it would
> be advantageous if both had the same representation, but I do realize
> now that this has a significant impact on the device tree, and it
> violates the basic principles we base device tree binding design on.
>
> Thierry

I just thought of driver implementation being common b/w T210 and T186+ 
by having CSI as separate device node rather than as child node to VI to 
avoid CSI structure handling within VI for T210 only.

Will update DT and driver to have CSI as child node of VI for T210.