Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp644722ybl; Fri, 31 Jan 2020 05:32:27 -0800 (PST) X-Google-Smtp-Source: APXvYqzI9HvoRqoFbCIH1+ZV6g+XKutjDV7DLDsVRO/suQR/YhIcZthstPo0CQTpKOwv3N9J894X X-Received: by 2002:a05:6808:b18:: with SMTP id s24mr6163036oij.31.1580477547585; Fri, 31 Jan 2020 05:32:27 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1580477547; cv=none; d=google.com; s=arc-20160816; b=Xgvh/L1/ThbuSpyVw691omK7kVXVidWtbrgpUPs3lFBAuk/yo0JvpZj2F+wF4LK2tL CoeySGxY7he4wbPNFnssdwoqFaF7nH53hD3YAmSpuezTHECuGn8Z1D4+mvEH6g/VxMgk xrorNxJupHZYJca/KmYcguZSb4JFKCtTc43uFMKKfxS1f15l69yxjfJSMNquKuqPq8SR brcLfUWe3N3aXukkWaEuX+FawDVK2qO7mlnEvivrGzqAGsm9m8HJSocPzSqJ5PRXHITK oxyh+FJ5SPiu31l8kR3BzZxZBgCoYMSqdnB0KlLEMsL2kVR4lz0BMuwnJOUpckAXSi3a HcnA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=IFlppqa/vDr8qFHuPjK7l/2F3tO+ut4DspQuyUSNK78=; b=NL1KqsJ/cKMQ8fUehpCtxgxh3osgr+wELryOZ2mwcDXBH95sdop8GziEIT4LAfKmAu nNFM9t7QCITZl9jUwIiXgv0UaLSH1gH/y0RiJCbUcbcHE74RavgZDsPMwDPrhjWlmLc+ Oq/21TpcyVQcKgbDyh9ZeuqKOrkE5a+nM3oAMrbS/SFMMeVx+qxP+NqHCfc2kgXzViQK 9bfPrLwboLIJFNfV4KLzMxZBhn2iPKAEWcmn6sFvOxmaD44VprzU/KhDuuTYrKHVP3CE Wb341S+rMYY2lTERPb90hNMTHRohWqP8TObyCZBwC2fxGgJAtBbce8UuByoNHBrDhW+U YgZw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=FuP9g1XF; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q202si4354278oic.160.2020.01.31.05.32.15; Fri, 31 Jan 2020 05:32:27 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=FuP9g1XF; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728825AbgAaN3z (ORCPT + 99 others); Fri, 31 Jan 2020 08:29:55 -0500 Received: from mail-wm1-f65.google.com ([209.85.128.65]:54412 "EHLO mail-wm1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728798AbgAaN3y (ORCPT ); Fri, 31 Jan 2020 08:29:54 -0500 Received: by mail-wm1-f65.google.com with SMTP id g1so7880709wmh.4 for ; Fri, 31 Jan 2020 05:29:52 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=IFlppqa/vDr8qFHuPjK7l/2F3tO+ut4DspQuyUSNK78=; b=FuP9g1XFVwqJLo9pDKa68UjpcKz/JQvX/KOpW+fSV5n/0IjtaC9fZgTf/phhjbDYa+ rvkN2yH5bZpszPiBVINRB0eEoc98bQQ/Dnr0+JCCIEsQCe/AXQdMn3gV6s+VDBCq8CLe RxAEMTjyZKzTDUQzTiCItJEBdksG+dvqk8vw2HsjspmcUBIwqrM7HS4wUqko6uBgPuXd LwmVLzoMqAPuESOyIDBOKs3C1zSefQhrRRG57oY87TOmoqA+D5mZTZMgXSa4tCDS3iuP Q/S+xTB1z2t7CSke4LdoV9+eeSkpOEH5SoC7S6qw+pkaUwyS82F5falDHKKoTTeM46g1 aw3Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=IFlppqa/vDr8qFHuPjK7l/2F3tO+ut4DspQuyUSNK78=; b=Jirh35zRfGpjGaIv4o2ok/AMLGXeJeHU7YswjgP/k446UBlH34Tf0XKQIYTPesjmEA Eqz4DbzddVYN+KZ/JqPCvHzrfg9QAfGvfhOAk2rDT5+fIGQsg95lChG2s8s5uVeUH2BD cCrBh8DfZ9t3gBzAD0ZVaykib+fZYGGSoh1aFnR8VB+uGLhIMG9qUD7sQm7OteYz7M6l dgPyddZQkAyl2JyF/G2FKFC/sAGEifTuGq3AWr+ZDm4H/i6lh0L8pxwjYpdC8rbnZvQH KVLNTUiviD8g9oodpqZhfPbYl/KCfvTBDS7RmBFZN+lzcDYBNdhhyS5F8q7RZqvoD+45 BIhA== X-Gm-Message-State: APjAAAUfdKc25vCnCD6tOu4PNLlXZtVyfyG0mssukrwYafsb2KruPEBb enkh3g2guLXBxFv23eVs+Dq4I6tgtVWypM2hsl+SkiRWwyQkFQ== X-Received: by 2002:a7b:c4cc:: with SMTP id g12mr13058114wmk.68.1580477391554; Fri, 31 Jan 2020 05:29:51 -0800 (PST) MIME-Version: 1.0 References: <1580198925-50411-1-git-send-email-makarand.pawagi@nxp.com> <20200128110916.GA491@e121166-lin.cambridge.arm.com> <12531d6c569c7e14dffe8e288d9f4a0b@kernel.org> <0680c2ce-cff0-d163-6bd9-1eb39be06eee@arm.com> In-Reply-To: From: Ard Biesheuvel Date: Fri, 31 Jan 2020 14:29:38 +0100 Message-ID: Subject: Re: [EXT] Re: [PATCH] bus: fsl-mc: Add ACPI support for fsl-mc To: Jon Nettleton Cc: Robin Murphy , Marc Zyngier , Makarand Pawagi , Calvin Johnson , stuyoder@gmail.com, nleeder@codeaurora.org, Ioana Ciornei , Cristi Sovaiala , Hanjun Guo , Will Deacon , Lorenzo Pieralisi , Pankaj Bansal , Russell King , ACPI Devel Maling List , Len Brown , Jason Cooper , Andy Wang , Varun Sethi , Thomas Gleixner , linux-arm-kernel , Laurentiu Tudor , Paul Yang , "" , "Rafael J. Wysocki" , Linux Kernel Mailing List , Shameerali Kolothum Thodi , Sudeep Holla Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, 31 Jan 2020 at 14:12, Jon Nettleton wrote: > > On Fri, Jan 31, 2020 at 1:48 PM Robin Murphy wrote: > > > > On 2020-01-31 12:28 pm, Jon Nettleton wrote: > > > On Fri, Jan 31, 2020 at 1:02 PM Ard Biesheuvel > > > wrote: > > >> > > >> On Fri, 31 Jan 2020 at 12:06, Marc Zyngier wrote: > > >>> > > >>> On 2020-01-31 10:35, Makarand Pawagi wrote: > > >>>>> -----Original Message----- > > >>>>> From: Lorenzo Pieralisi > > >>>>> Sent: Tuesday, January 28, 2020 4:39 PM > > >>>>> To: Makarand Pawagi > > >>>>> Cc: netdev@vger.kernel.org; linux-kernel@vger.kernel.org; linux-arm- > > >>>>> kernel@lists.infradead.org; linux-acpi@vger.kernel.org; > > >>>>> linux@armlinux.org.uk; > > >>>>> jon@solid-run.com; Cristi Sovaiala ; > > >>>>> Laurentiu > > >>>>> Tudor ; Ioana Ciornei > > >>>>> ; > > >>>>> Varun Sethi ; Calvin Johnson > > >>>>> ; > > >>>>> Pankaj Bansal ; guohanjun@huawei.com; > > >>>>> sudeep.holla@arm.com; rjw@rjwysocki.net; lenb@kernel.org; > > >>>>> stuyoder@gmail.com; tglx@linutronix.de; jason@lakedaemon.net; > > >>>>> maz@kernel.org; shameerali.kolothum.thodi@huawei.com; will@kernel.org; > > >>>>> robin.murphy@arm.com; nleeder@codeaurora.org > > >>>>> Subject: [EXT] Re: [PATCH] bus: fsl-mc: Add ACPI support for fsl-mc > > >>>>> > > >>>>> Caution: EXT Email > > >>>>> > > >>>>> On Tue, Jan 28, 2020 at 01:38:45PM +0530, Makarand Pawagi wrote: > > >>>>>> ACPI support is added in the fsl-mc driver. Driver will parse MC DSDT > > >>>>>> table to extract memory and other resorces. > > >>>>>> > > >>>>>> Interrupt (GIC ITS) information will be extracted from MADT table by > > >>>>>> drivers/irqchip/irq-gic-v3-its-fsl-mc-msi.c. > > >>>>>> > > >>>>>> IORT table will be parsed to configure DMA. > > >>>>>> > > >>>>>> Signed-off-by: Makarand Pawagi > > >>>>>> --- > > >>>>>> drivers/acpi/arm64/iort.c | 53 +++++++++++++++++++++ > > >>>>>> drivers/bus/fsl-mc/dprc-driver.c | 3 +- > > >>>>>> drivers/bus/fsl-mc/fsl-mc-bus.c | 48 +++++++++++++------ > > >>>>>> drivers/bus/fsl-mc/fsl-mc-msi.c | 10 +++- > > >>>>>> drivers/bus/fsl-mc/fsl-mc-private.h | 4 +- > > >>>>>> drivers/irqchip/irq-gic-v3-its-fsl-mc-msi.c | 71 > > >>>>> ++++++++++++++++++++++++++++- > > >>>>>> include/linux/acpi_iort.h | 5 ++ > > >>>>>> 7 files changed, 174 insertions(+), 20 deletions(-) > > >>>>>> > > >>>>>> diff --git a/drivers/acpi/arm64/iort.c b/drivers/acpi/arm64/iort.c > > >>>>>> index 33f7198..beb9cd5 100644 > > >>>>>> --- a/drivers/acpi/arm64/iort.c > > >>>>>> +++ b/drivers/acpi/arm64/iort.c > > >>>>>> @@ -15,6 +15,7 @@ > > >>>>>> #include > > >>>>>> #include > > >>>>>> #include > > >>>>>> +#include > > >>>>>> #include > > >>>>>> #include > > >>>>>> > > >>>>>> @@ -622,6 +623,29 @@ static int iort_dev_find_its_id(struct device > > >>>>>> *dev, u32 req_id, } > > >>>>>> > > >>>>>> /** > > >>>>>> + * iort_get_fsl_mc_device_domain() - Find MSI domain related to a > > >>>>>> +device > > >>>>>> + * @dev: The device. > > >>>>>> + * @mc_icid: ICID for the fsl_mc device. > > >>>>>> + * > > >>>>>> + * Returns: the MSI domain for this device, NULL otherwise */ struct > > >>>>>> +irq_domain *iort_get_fsl_mc_device_domain(struct device *dev, > > >>>>>> + u32 mc_icid) { > > >>>>>> + struct fwnode_handle *handle; > > >>>>>> + int its_id; > > >>>>>> + > > >>>>>> + if (iort_dev_find_its_id(dev, mc_icid, 0, &its_id)) > > >>>>>> + return NULL; > > >>>>>> + > > >>>>>> + handle = iort_find_domain_token(its_id); > > >>>>>> + if (!handle) > > >>>>>> + return NULL; > > >>>>>> + > > >>>>>> + return irq_find_matching_fwnode(handle, DOMAIN_BUS_FSL_MC_MSI); > > >>>>>> +} > > >>>>> > > >>>>> NAK > > >>>>> > > >>>>> I am not willing to take platform specific code in the generic IORT > > >>>>> layer. > > >>>>> > > >>>>> ACPI on ARM64 works on platforms that comply with SBSA/SBBR > > >>>>> guidelines: > > >>>>> > > >>>>> > > >>>>> https://developer.arm.com/architectures/platform-design/server-systems > > >>>>> > > >>>>> Deviating from those requires butchering ACPI specifications (ie IORT) > > >>>>> and > > >>>>> related kernel code which goes totally against what ACPI is meant for > > >>>>> on ARM64 > > >>>>> systems, so there is no upstream pathway for this code I am afraid. > > >>>>> > > >>>> Reason of adding this platform specific function in the generic IORT > > >>>> layer is > > >>>> That iort_get_device_domain() only deals with PCI bus > > >>>> (DOMAIN_BUS_PCI_MSI). > > >>>> > > >>>> fsl-mc objects when probed, need to find irq_domain which is associated > > >>>> with > > >>>> the fsl-mc bus (DOMAIN_BUS_FSL_MC_MSI). It will not be possible to do > > >>>> that > > >>>> if we do not add this function because there are no other suitable APIs > > >>>> exported > > >>>> by IORT layer to do the job. > > >>> > > >>> I think we all understood the patch. What both Lorenzo and myself are > > >>> saying is > > >>> that we do not want non-PCI support in IORT. > > >>> > > >> > > >> IORT supports platform devices (aka named components) as well, and > > >> there is some support for platform MSIs in the GIC layer. > > >> > > >> So it may be possible to hide your exotic bus from the OS entirely, > > >> and make the firmware instantiate a DSDT with device objects and > > >> associated IORT nodes that describe whatever lives on that bus as > > >> named components. > > >> > > >> That way, you will not have to change the OS at all, so your hardware > > >> will not only be supported in linux v5.7+, it will also be supported > > >> by OSes that commercial distro vendors are shipping today. *That* is > > >> the whole point of using ACPI. > > >> > > >> If you are going to bother and modify the OS, you lose this advantage, > > >> and ACPI gives you no benefit over DT at all. > > > > > > You beat me to it, but thanks for the clarification Ard. No where in > > > the SBSA spec that I have read does it state that only PCIe devices > > > are supported by the SMMU. It uses PCIe devices as an example, but > > > the SMMU section is very generic in term and only says "devices". > > > > > > I feel the SBSA omission of SerDes best practices is an oversight in > > > the standard and something that probably needs to be revisited. > > > Forcing high speed networking interfaces to be hung off a bus just for > > > the sake of having a "standard" PCIe interface seems like a step > > > backward in this regard. I would much rather have the Spec include a > > > common standard that could be exposed in a consistent manner. But > > > this is a conversation for a different place. > > > > Just to clarify further, it's not about serdes or high-speed networking > > per se - describing a fixed-function network adapter as a named > > component is entirely within scope. The issue is when the hardware is > > merely a pool of accelerator components that can be dynamically > > configured at runtime into something that looks like one or more > > 'virtual' network adapters - there is no standard interface for *that* > > for SBSA to consider. > > > > Robin. > > > > > > > > I will work with NXP and find a better way to implement this. > > > > > > -Jon > > > > > But by design SFP, SFP+, and QSFP cages are not fixed function network > adapters. They are physical and logical devices that can adapt to > what is plugged into them. How the devices are exposed should be > irrelevant to this conversation it is about the underlying > connectivity. For instance if this were an accelerator block on a > PCIe card then we wouldn't be having this discussion, even if it did > run a firmware and have a third party driver that exposed virtual > network interfaces. > Again, on an ACPI system, it is the firmware's job to abstract away from these platform details. Firmware can perform logical hotplug and hot unplug of virtual devices, and hide the discovery and initalization of those pluggable gadgets from the OS. If the configuration changes, one virtual device appears and another one disappears, and the firmware can signal such a change to the OS. What is needed here is for people to really buy into the ACPI paradigm, rather than treat it as MS flavored DT, where every little soc detail is decribed to, and therefore managed by the OS. As we know, there are substantial scalability issues around DT, which is why ACPI aims to provide a higher level of abstraction, with more runtime firmware to iron out the wrinkles. In general, simply inventing ACPI _HIDs for every DT node that describes a given platform, and adding ACPI probe support to the existing drivers literally gives you the worst of both worlds, and in this case [where we are getting into interrupt and DMA routing], it is not even feasible to begin with. So I'd suggest approaching this from the opposite direction: don't look at the existing DT description and existing drivers, but look at what ACPI supports today, and how the hardware can be made to look like that through the use of firmware magic.