Received: by 2002:a25:8b91:0:0:0:0:0 with SMTP id j17csp3075873ybl; Sun, 2 Feb 2020 13:59:23 -0800 (PST) X-Google-Smtp-Source: APXvYqzTil1tPmHBhhkknumURPtRcRwevrTKCPE1YEiS2OTzbEzN8DOUqzBk9BhmgDoMJg8yvYNl X-Received: by 2002:a9d:2647:: with SMTP id a65mr15474687otb.101.1580680763446; Sun, 02 Feb 2020 13:59:23 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1580680763; cv=none; d=google.com; s=arc-20160816; b=TMKiwFeezY/isXlAoGcwX8OsgMIRgtjczX32czTO7pMu5k3aBA7z3CFPLdqz94Y+ty fWkm1h1wr9DhOmUW/BL9rVTv3KRu8ACqjSP8SQ9jmoCfxTCgQRA1jf+VcB7kYA7F9u9P mw9HRYnYVVTwtKSQGEeDI+17po8andyWqFhVkkrfcc1sNYOhXJKmdll6WeAR+RaRinCm LtkADkR81FkfxMrhZI9YESXjZJrXKhGoYiPKlz7AS9iIHHM0ceYn4s61rdriJ0LvBkpF 4p9sBfRyKnR5/GDQffFHOPaKP51/u9Uk+gG3IbIYAL6EGUXRmeTTADqtpQAKmuJMSC1+ FuHg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=jmAtE7xwSXR+AJEG/25i5LGMBTNXSyD6hhPgoSBYe1o=; b=h+DtwboHZ+kyqDKx4HZf7OmstClSFt2Bf1j23QpR22/QR5KRImSZ9F88R/6eINESNR 5OVGhZwvhydKc/b4009u2Z3jddn+1wf8cM0yxM3f/jjPgf1uO99YqTmpNgGzBaB/3hbR TpkUcj44pu8aZiPF04N/a29zy6RWi53uAq87PZt09C0Ron8jEvUpOVrSKa54E3uZWqGs Tw71TlAd/WKsRHixIz72hKAcBGRMyovCLFVprWBvsBh0nsxFMrirWHV6j5OZ4+81gx+T 4QkGPZbwo7kuu/Y1oXM1EWBiCaMyIJraC7y3CyACvt0kAlzr9FhLCMJHsYB4r6VZn91W narA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=gv10nS8Z; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u12si7309510oiv.13.2020.02.02.13.59.12; Sun, 02 Feb 2020 13:59:23 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=gv10nS8Z; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727183AbgBBV5d (ORCPT + 99 others); Sun, 2 Feb 2020 16:57:33 -0500 Received: from mail-wm1-f66.google.com ([209.85.128.66]:54552 "EHLO mail-wm1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727164AbgBBV5b (ORCPT ); Sun, 2 Feb 2020 16:57:31 -0500 Received: by mail-wm1-f66.google.com with SMTP id g1so13767106wmh.4 for ; Sun, 02 Feb 2020 13:57:30 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=jmAtE7xwSXR+AJEG/25i5LGMBTNXSyD6hhPgoSBYe1o=; b=gv10nS8Z7FAbqlgYZGrOQBrI83FVSAwXFPTLKNyQt0LPaxtiTHggSqFghbPdNvQ1r5 7CkgF+sngWjdtVSYpGpxslRLevkHc0HF7YUOngXO4fxYvdgym6MYjadjADlJSgJCFH0a IsfEp0GZFwoNoeZM+zxU3Gm6iti34QXCJto3EjqrcbkClmrzpBF5EAwgDlPXRvXtpALe kLraKIror4yaN+RXwB0XGFp/g1BO2Y9ydI7ARVEkUAZhUTG1SIdhEEzkMnLZq9dJiXnA tq1CpucixSYrU0y77vx4YVVe5O8N3yLN64zKhJl0p89ikh6wb9ZqRjGBRtr+Ri9Vzdjn O6rA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=jmAtE7xwSXR+AJEG/25i5LGMBTNXSyD6hhPgoSBYe1o=; b=FKplSfgBe0KpuTYgkRnOSCgGXkucBTyY51bPKksdL2WasSJeA4YeAdRf/rVl9yCiV+ LfDzDvSIQrTlSF+6V9BHFh3H988Vl6bjGq/iK6nCUvQo3Rl2VLP8kA5aFr0jo9/11s4X 56kmbvuzT0JIWlWkPQTsbHdPgw6y2gQUnRcNX/J4DknJ3nw/K/L3rhHw6OATQiRHkir6 iIyp3ws+GCwfyflY5h1UiYPKc/RZqRAf1lgVYznQkDoDYcY90dxy+0jlUJpoxFUroSAL DGfFG121+atfJ9vRAbY6sDVOR4cRPE+mrUGZZBrRnJRgJVllBu3d6RKCPZ8Ft7EmByYk 5E7Q== X-Gm-Message-State: APjAAAWgOh4ybUwJE/iXvp4DfKA85xZy5Ku8xPBgOefnln+ROw2cx6KM lKBLLyJZeIfpRKFHQ5Hr7ag= X-Received: by 2002:a7b:c847:: with SMTP id c7mr24198750wml.3.1580680649279; Sun, 02 Feb 2020 13:57:29 -0800 (PST) Received: from opensdev.fritz.box (business-178-015-117-054.static.arcor-ip.net. [178.15.117.54]) by smtp.gmail.com with ESMTPSA id c4sm20612488wml.7.2020.02.02.13.57.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 02 Feb 2020 13:57:28 -0800 (PST) From: shiva.linuxworks@gmail.com X-Google-Original-From: sshivamurthy@micron.com To: Miquel Raynal , Richard Weinberger , Vignesh Raghavendra , Frieder Schrempf , Boris Brezillon , linux-mtd@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Shivamurthy Shastri Subject: [PATCH v3 4/5] mtd: spinand: micron: Add M70A series Micron SPI NAND devices Date: Sun, 2 Feb 2020 22:55:07 +0100 Message-Id: <20200202215508.2928-5-sshivamurthy@micron.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20200202215508.2928-1-sshivamurthy@micron.com> References: <20200202215508.2928-1-sshivamurthy@micron.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Shivamurthy Shastri Add device table for M70A series Micron SPI NAND devices. As opposed to the M79A and M78A series already supported, M70A parts have the "Continuous Read" feature enabled by default, which does not fit the subsystem needs. In this mode, the READ CACHE command doesn't require the starting column address. The device always output the data starting from the first column of the cache register, and once the end of the cache register reached, the data output continues through the next page. With the continuous read mode, it is possible to read out the entire block using a single READ command, and once the end of the block reached, the output pins become High-Z state. However, during this mode the read command doesn't output the OOB area. Hence, we disable the feature at probe time. Signed-off-by: Shivamurthy Shastri --- drivers/mtd/nand/spi/micron.c | 36 +++++++++++++++++++++++++++++++++++ 1 file changed, 36 insertions(+) diff --git a/drivers/mtd/nand/spi/micron.c b/drivers/mtd/nand/spi/micron.c index 5fd1f921ef12..3d3734afc35e 100644 --- a/drivers/mtd/nand/spi/micron.c +++ b/drivers/mtd/nand/spi/micron.c @@ -18,6 +18,8 @@ #define MICRON_STATUS_ECC_4TO6_BITFLIPS (3 << 4) #define MICRON_STATUS_ECC_7TO8_BITFLIPS (5 << 4) +#define MICRON_CFG_CONTI_READ BIT(0) + static SPINAND_OP_VARIANTS(read_cache_variants, SPINAND_PAGE_READ_FROM_CACHE_QUADIO_OP(0, 2, NULL, 0), SPINAND_PAGE_READ_FROM_CACHE_X4_OP(0, 1, NULL, 0), @@ -131,6 +133,26 @@ static const struct spinand_info micron_spinand_table[] = { 0, SPINAND_ECCINFO(µn_8_ooblayout, micron_8_ecc_get_status)), + /* M70A 4Gb 3.3V */ + SPINAND_INFO("MT29F4G01ABAFD", 0x34, + NAND_MEMORG(1, 4096, 256, 64, 2048, 40, 1, 1, 1), + NAND_ECCREQ(8, 512), + SPINAND_INFO_OP_VARIANTS(&read_cache_variants, + &write_cache_variants, + &update_cache_variants), + SPINAND_HAS_CR_FEAT_BIT, + SPINAND_ECCINFO(µn_8_ooblayout, + micron_8_ecc_get_status)), + /* M70A 4Gb 1.8V */ + SPINAND_INFO("MT29F4G01ABBFD", 0x35, + NAND_MEMORG(1, 4096, 256, 64, 2048, 40, 1, 1, 1), + NAND_ECCREQ(8, 512), + SPINAND_INFO_OP_VARIANTS(&read_cache_variants, + &write_cache_variants, + &update_cache_variants), + SPINAND_HAS_CR_FEAT_BIT, + SPINAND_ECCINFO(µn_8_ooblayout, + micron_8_ecc_get_status)), }; static int micron_spinand_detect(struct spinand_device *spinand) @@ -153,8 +175,22 @@ static int micron_spinand_detect(struct spinand_device *spinand) return 1; } +static int micron_spinand_init(struct spinand_device *spinand) +{ + /* + * M70A device series enable Continuous Read feature at Power-up, + * which is not supported. Disable this bit to avoid any possible + * failure. + */ + if (spinand->flags == SPINAND_HAS_CR_FEAT_BIT) + return spinand_upd_cfg(spinand, MICRON_CFG_CONTI_READ, 0); + + return 0; +} + static const struct spinand_manufacturer_ops micron_spinand_manuf_ops = { .detect = micron_spinand_detect, + .init = micron_spinand_init, }; const struct spinand_manufacturer micron_spinand_manufacturer = { -- 2.17.1