Received: by 2002:a25:1506:0:0:0:0:0 with SMTP id 6csp50099ybv; Tue, 4 Feb 2020 16:12:23 -0800 (PST) X-Google-Smtp-Source: APXvYqxcJP94UY309euN+K+zHzp3KQlQX7Gu9GyRGBSqRDeAxmoIVIec2Dw0XFO8nD0pxThDp3MX X-Received: by 2002:a05:6830:1185:: with SMTP id u5mr22278032otq.147.1580861543400; Tue, 04 Feb 2020 16:12:23 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1580861543; cv=none; d=google.com; s=arc-20160816; b=jGgkx5j3vnFLYwjs2M6jfEYOtWSx0Gu1A2Lqd17mDITnURQsu387EoX6E6ctyPrAU3 ZW4AgyJPmv5zMn4WUDWkpE40Rk/jH9C3U5F+BqKalWluPV4XH2xQsbmSwCUS7hWEsZKx kXJ99Sr3XQ3W/+Hnnfqi3ykYsChKwJ4Zw5KZSLyXD4ZaelHtE6Qu9SNIL9hyh0bKHxB4 cccchPobaMNk1lrcACAvG78Cor3bc+pdcDQRW+VPkIrg/QoLfSKBjmDo7SQDYrB9AJn5 ElXYBOq6BfwMEvFfYbKf7tZtEOmzeScAct6llUz0glMO9EZfqYy6z55rtIzCAACsK37t qqIg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=TWMKFLmlf0AFDRFWSiZ8w6uqCqE+fpwvOde/KKxdspU=; b=H9EbbvymRI11o5NqIIQYLeYjUvD4RpfkFBr3s1xuV5RGrtHcxXxo9+w/9oPXDcFMx1 0nbwNlSf1tMytt9bXRQAL2BZV61G5Blc8Y7T7tDrP8w2ADJeJ4zof8Q3M4Ztj3bMjf9w ywccP2Egno5UgFG/qCtTwyVf1+BrjpTHsqYEYlgk9ILE+FYDupsXPe30CY55tv1WD/8s +hrHAbonQK8Gi2bogiNwqnRFlmVdUMtiuaK0qAuTf6Tm2KBcP/Eq1BGWYOZP2NLL4ZgW +LEZzvfgNW6YNIOPV9Aq++lbu2lEh6LDkDT9u85yRaT5xONbmxeC0OonmXz9ho5ZtAyu IfYA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@atishpatra.org header.s=google header.b=UzXC10dz; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u21si12826305otq.137.2020.02.04.16.12.09; Tue, 04 Feb 2020 16:12:23 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@atishpatra.org header.s=google header.b=UzXC10dz; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727664AbgBEALS (ORCPT + 99 others); Tue, 4 Feb 2020 19:11:18 -0500 Received: from mail-wm1-f68.google.com ([209.85.128.68]:34012 "EHLO mail-wm1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727494AbgBEALR (ORCPT ); Tue, 4 Feb 2020 19:11:17 -0500 Received: by mail-wm1-f68.google.com with SMTP id s144so3267818wme.1 for ; Tue, 04 Feb 2020 16:11:14 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=atishpatra.org; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=TWMKFLmlf0AFDRFWSiZ8w6uqCqE+fpwvOde/KKxdspU=; b=UzXC10dzSBLQ6VuzAQoUhXzFUQGOwSYE9pgvmC4LdvMdbspO/S66nkO9wvjlrrWPxv XmpPUMQeEkO4AlU7kNm8UuYh2Y/CGxeVUlRJM5H/wP52De5/xUDjVecYTOwndzFU5AwE NZws3UwOhqUJregkBG8US/i/nsP76mr8mcg9+Uu2Wdu+lq69qChmxrW0+Ep+aUwKP2r9 b1U9sLmEZ6Jl0WmsZgKq2tp3C9hWjupzpAOBYTT4QVVYvGnIni+fUQztb8/N68uIDjoC htpTV8DM86H9wU7dI8uSUo+3VQ5BVP/N9LGzOKbTzJrBjXQUABGjZq2SMuD6DvMkpiW6 yRyQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=TWMKFLmlf0AFDRFWSiZ8w6uqCqE+fpwvOde/KKxdspU=; b=s1Cu8Ey72H4UlP2Mziv9WhAyzVgcGXLjFx1h1xqd65k7dsnaPx8m91hQ94HAx2DPzV sa4gMiB9/uxgUGzmQo3c10dIAm+Fzv7X569MpJrbhMkaQNCqARAUdsUvRU+S2QOSNBbc M5yEmPXz64+pjRR+hG9WBGhGZVyN/hV3IWI7GKnsrE2NhdQzIZDQbkN461MBDsk7T4Qv 9Bnm2krPIDIuy4g/QwCjVy0RDXGGB0HghocHqeoM3R1/WMo4gxUno1J7b5nu80y1xKZ7 Tur+SiWxlMNo20WaqQ1PSstS4rD8AoeN+O9rfZuVc0DNlm9PvvanGTYLKVV5O2kSyfxE tWig== X-Gm-Message-State: APjAAAUU4e6EHTInXx8cqulFeiVy035h9BFB+Eq0f8oVAjK5J847K5V5 zfpyXnv+AH2Ee+9smfXZjkWf48OeS3EfAPXVUc81 X-Received: by 2002:a1c:a404:: with SMTP id n4mr1570224wme.186.1580861473308; Tue, 04 Feb 2020 16:11:13 -0800 (PST) MIME-Version: 1.0 References: <20200128022737.15371-1-atish.patra@wdc.com> <20200128022737.15371-9-atish.patra@wdc.com> In-Reply-To: From: Atish Patra Date: Tue, 4 Feb 2020 16:11:02 -0800 Message-ID: Subject: Re: [PATCH v7 08/10] RISC-V: Add SBI HSM extension To: Anup Patel Cc: Atish Patra , Albert Ou , Thomas Gleixner , Kees Cook , Abner Chang , nickhu@andestech.com, Greg Kroah-Hartman , Palmer Dabbelt , Heiko Carstens , "linux-kernel@vger.kernel.org List" , Mike Rapoport , Chester Lin , Vincent Chen , Geert Uytterhoeven , "Eric W. Biederman" , Paul Walmsley , Greentime Hu , linux-riscv , Borislav Petkov , Palmer Dabbelt , Mao Han Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Jan 27, 2020 at 8:54 PM Anup Patel wrote: > > On Tue, Jan 28, 2020 at 7:58 AM Atish Patra wrote: > > > > SBI specification defines HSM extension that allows to start/stop a hart > > by a supervisor anytime. The specification is available at > > > > https://github.com/riscv/riscv-sbi-doc/blob/master/riscv-sbi.adoc > > > > Implement SBI HSM extension. > > > > Signed-off-by: Atish Patra > > --- > > arch/riscv/include/asm/sbi.h | 22 ++++++++++++++++ > > arch/riscv/kernel/sbi.c | 51 ++++++++++++++++++++++++++++++++++++ > > 2 files changed, 73 insertions(+) > > > > diff --git a/arch/riscv/include/asm/sbi.h b/arch/riscv/include/asm/sbi.h > > index d55d8090ab5c..bed6fa26ec84 100644 > > --- a/arch/riscv/include/asm/sbi.h > > +++ b/arch/riscv/include/asm/sbi.h > > @@ -26,6 +26,7 @@ enum sbi_ext_id { > > SBI_EXT_TIME = 0x54494D45, > > SBI_EXT_IPI = 0x735049, > > SBI_EXT_RFENCE = 0x52464E43, > > + SBI_EXT_HSM = 0x48534D, > > }; > > > > enum sbi_ext_base_fid { > > @@ -56,6 +57,12 @@ enum sbi_ext_rfence_fid { > > SBI_EXT_RFENCE_REMOTE_HFENCE_VVMA_ASID, > > }; > > > > +enum sbi_ext_hsm_fid { > > + SBI_EXT_HSM_HART_START = 0, > > + SBI_EXT_HSM_HART_STOP, > > + SBI_EXT_HSM_HART_STATUS, > > +}; > > + > > I think we should also define the possible return values of > SBI_EXT_HSM_HART_STATUS function. > Done. > > #define SBI_SPEC_VERSION_DEFAULT 0x1 > > #define SBI_SPEC_VERSION_MAJOR_SHIFT 24 > > #define SBI_SPEC_VERSION_MAJOR_MASK 0x7f > > @@ -70,6 +77,7 @@ enum sbi_ext_rfence_fid { > > #define SBI_ERR_INVALID_ADDRESS -5 > > > > extern unsigned long sbi_spec_version; > > +extern bool sbi_hsm_avail; > > struct sbiret { > > long error; > > long value; > > @@ -110,8 +118,18 @@ int sbi_remote_hfence_vvma_asid(const unsigned long *hart_mask, > > unsigned long start, > > unsigned long size, > > unsigned long asid); > > +int sbi_hsm_hart_start(unsigned long hartid, unsigned long saddr, > > + unsigned long priv); > > +int sbi_hsm_hart_stop(void); > > +int sbi_hsm_hart_get_status(unsigned long hartid); > > + > > int sbi_probe_extension(int ext); > > > > +static inline bool sbi_hsm_is_available(void) > > +{ > > + return sbi_hsm_avail; > > +} > > + > > /* Check if current SBI specification version is 0.1 or not */ > > static inline int sbi_spec_is_0_1(void) > > { > > @@ -137,5 +155,9 @@ void sbi_clear_ipi(void); > > void sbi_send_ipi(const unsigned long *hart_mask); > > void sbi_remote_fence_i(const unsigned long *hart_mask); > > void sbi_init(void); > > +static inline bool sbi_hsm_is_available(void) > > +{ > > + return false; > > +} > > #endif /* CONFIG_RISCV_SBI */ > > #endif /* _ASM_RISCV_SBI_H */ > > diff --git a/arch/riscv/kernel/sbi.c b/arch/riscv/kernel/sbi.c > > index 3c34aba30f6f..9bdc9801784d 100644 > > --- a/arch/riscv/kernel/sbi.c > > +++ b/arch/riscv/kernel/sbi.c > > @@ -12,6 +12,8 @@ > > > > /* default SBI version is 0.1 */ > > unsigned long sbi_spec_version = SBI_SPEC_VERSION_DEFAULT; > > +bool sbi_hsm_avail; > > + > > EXPORT_SYMBOL(sbi_spec_version); > > > > static void (*__sbi_set_timer)(uint64_t stime); > > @@ -496,6 +498,54 @@ static void sbi_power_off(void) > > sbi_shutdown(); > > } > > > > +int sbi_hsm_hart_stop(void) > > +{ > > + struct sbiret ret; > > + > > + ret = sbi_ecall(SBI_EXT_HSM, SBI_EXT_HSM_HART_STOP, 0, 0, 0, 0, 0, 0); > > + > > + if (!ret.error) > > + return ret.value; > > + else > > + return sbi_err_map_linux_errno(ret.error); > > +} > > +EXPORT_SYMBOL(sbi_hsm_hart_stop); > > + > > +int sbi_hsm_hart_start(unsigned long hartid, unsigned long saddr, > > + unsigned long priv) > > +{ > > + struct sbiret ret; > > + > > + ret = sbi_ecall(SBI_EXT_HSM, SBI_EXT_HSM_HART_START, > > + hartid, saddr, priv, 0, 0, 0); > > + if (!ret.error) > > + return ret.value; > > + else > > + return sbi_err_map_linux_errno(ret.error); > > +} > > +EXPORT_SYMBOL(sbi_hsm_hart_start); > > + > > +int sbi_hsm_hart_get_status(unsigned long hartid) > > +{ > > + struct sbiret ret; > > + > > + ret = sbi_ecall(SBI_EXT_HSM, SBI_EXT_HSM_HART_STATUS, > > + hartid, 0, 0, 0, 0, 0); > > + if (!ret.error) > > + return ret.value; > > + else > > + return sbi_err_map_linux_errno(ret.error); > > +} > > +EXPORT_SYMBOL(sbi_hsm_hart_get_status); > > + > > +void __init sbi_hsm_ext_init(void) > > +{ > > + if (sbi_probe_extension(SBI_EXT_HSM) > 0) { > > + pr_info("SBI v0.2 HSM extension detected\n"); > > + sbi_hsm_avail = true; > > + } > > +} > > + > > If we start adding all present and future extensions in > arch/riscv/kernel/sbi.c then it will blow-up. > > IMHO, we should only keep legacy and replacement > extension in arch/riscv/kernel/sbi.c. All other extensions > will be separate based on how they are integrated. > > For SBI HSM, all sbi_hsm_xyz() functions should be in > arch/riscv/kernel/cpu_ops_sbi.c which will be only compiled > when CONFIG_RISCV_SBI is enabled. > > Maybe merge PATCH8 and PATCH9 ? > Sure. I am fine with that. However, I think we don't need to move spinwait ops to its own file as it won't grow in the future. I have refactored the series in the following way. 1. Move cpu_sbi_ops and sbi_hsm_xyz to its own file which can be compiled out with CONFIG_RISCV_SBI. 2. Keep spinwait and other cpu_ops related functions in cpu_ops.c Let me know if you think that's not a good idea. > Regards, > Anup > > > int __init sbi_init(void) > > { > > int ret; > > @@ -532,5 +582,6 @@ int __init sbi_init(void) > > __sbi_rfence = __sbi_rfence_v01; > > } > > > > + sbi_hsm_ext_init(); > > We don't need sbi_hsm_ext_init() because we can check > and set CPU ops at boot-time in cpu_set_ops() > > > return 0; > > } > > -- > > 2.24.0 > > > > Regards, > Anup > -- Regards, Atish