Received: by 2002:a25:1506:0:0:0:0:0 with SMTP id 6csp1667282ybv; Sat, 8 Feb 2020 03:21:57 -0800 (PST) X-Google-Smtp-Source: APXvYqwAuVhUDyG+/gGvS+Dn3r7kxD6J5OYxMMG4EsagcSIDYbbooRbkayBpwdw3UZGx7gjDVkSF X-Received: by 2002:a9d:66ca:: with SMTP id t10mr3017674otm.352.1581160917209; Sat, 08 Feb 2020 03:21:57 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1581160917; cv=none; d=google.com; s=arc-20160816; b=uAa42qOTK+BhHcWh362UYEjRuBV49m8iXk5gYAKXD3cGz03rBjZ9CO+poBRKZ0ZxVK 3WaFNQ+8BR+SqpyjArFYCa1TxjLs9R0KXrJ6imTp8oXD44F94n1btl0aDoeNrOBQ8cWM AH9Q0cyKoAxDEsGxYnzAj+3ybeCAUTprAo9Ka7S84EVLjsEyM908lfIgp+pFEbrgNdG+ 1tP1H3Lh6xzAEmcCNsmaWPKfEcNzL9R3b4qol6DkwFWpPpQMCpLZJd3ios4Y8bHf3gK+ cJalxcXp6FMNqETdR9iWDmwL12QcDiQrV0BGceIVyxD36V3jOv+HdVEf9JIIufU6eGGp 0TLA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=CLvBYI2Cs8Bqj8AtKjZ3LbYsK+wgnbwS8xmH1fw8LUE=; b=TrJaaULp4Ah2g77qhtKaVWwujzfwTm6wEDaX8zunygHx3sL/8xcidu6u2TjNjhGjf0 T2WdY5evHVxh+giEtxOoOZSXwhaRpq+3Ay/e6S+IJ3Fa4Ytu2Ls5wJb5JP1gEnqoeEyd Jescv/sYYCuMkTUwMqzXPsOkiTj42Sj9DGiAgQUS/MCPBOOlir3adaFxOF5MITt6/Q7N 8+EXj68D1pv5A9RWgnCB7aM93lACugVTmJTSkG8SIwduOIjiVczSATds+BMxnFNYxioa CpUIgjXz0L4g/V4MHNCDz73Yb2lsRZDVI39IbwbyaauEB+OywOAj0chvAUKMFtyd1QN/ lOag== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@lixom-net.20150623.gappssmtp.com header.s=20150623 header.b=nnBhxewM; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n11si1413215otq.112.2020.02.08.03.21.45; Sat, 08 Feb 2020 03:21:57 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@lixom-net.20150623.gappssmtp.com header.s=20150623 header.b=nnBhxewM; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727529AbgBHLUp (ORCPT + 99 others); Sat, 8 Feb 2020 06:20:45 -0500 Received: from mail-pj1-f67.google.com ([209.85.216.67]:38392 "EHLO mail-pj1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727499AbgBHLUl (ORCPT ); Sat, 8 Feb 2020 06:20:41 -0500 Received: by mail-pj1-f67.google.com with SMTP id j17so2065240pjz.3 for ; Sat, 08 Feb 2020 03:20:41 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=lixom-net.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=CLvBYI2Cs8Bqj8AtKjZ3LbYsK+wgnbwS8xmH1fw8LUE=; b=nnBhxewMsZOYLOs9Kf6jUrr1OtWph2gM8kCfFDaMZkAQL8fvrRirZ2/ebsWfG3zMJ3 bfSFqZSWCDyg78v1r2SRvC1YwMCqiR59dvuhCQXDMfrldsfNj3oW79edbNayPUF+KYWm RFW9xJfWAjBihO6y6R6E2bZqWEKFShZbBAe1023/fg49g6sCf8ZfgzCEozCpCwsuoIrZ 0GeZY5+MLCmwiUfJpWe7k4sYUGHlKIUdMhuyW+h54tXWiI6i5Peo3bidVtvB/m/rB+2D Y9rZeCYlEdSsM1d7xyvu15SvhTtUSl31l68NKq7wsvtxv77RJ+j5xo0mL09k+01HEZtN dg4g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=CLvBYI2Cs8Bqj8AtKjZ3LbYsK+wgnbwS8xmH1fw8LUE=; b=EjAWSmpz31UfRUEGuzQLTNqerxcte5n7/sYOBmj8JcLYFHVHksvKzanIB5GUo1zTXQ 3mPp/AexfQmDCYMNjc7z3YfyccEJAm3dMvHXpL+uV5QEU93e+tehgtt0InM1DDUDFPxF aL5XfHRNkNQTEMLEI+sWLkf2lfAz+wW2IYiCYq4uZpQ/5/sO4IBRGXZvkXtJ0y5uSJMe JzYUVMrmIMaQTSO9Cq+17qIKomS0xpeCNMnYz16K2B7eQ2GuTyqNb+kwojqQpdL5Adxb /V67J0AZUs6YQlTbgz4zsnCNNyLfb6vHq5BsJeg0VMbm8kg208hh/ENAXxylFU5ksubw JX3g== X-Gm-Message-State: APjAAAVGA/LOcXCeMJ9eLmCimZELEQpPMQDDScPOOnd99Q9tChEN88Z7 VtRUzE3JeBm7DzS3jWttrgaJE0lQwG2PFw== X-Received: by 2002:a17:902:6ac7:: with SMTP id i7mr3305678plt.314.1581160841129; Sat, 08 Feb 2020 03:20:41 -0800 (PST) Received: from localhost.localdomain (99-152-116-91.lightspeed.sntcca.sbcglobal.net. [99.152.116.91]) by smtp.gmail.com with ESMTPSA id a19sm5707281pju.11.2020.02.08.03.20.39 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sat, 08 Feb 2020 03:20:39 -0800 (PST) From: Olof Johansson To: torvalds@linux-foundation.org Cc: linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, arm@kernel.org, soc@kernel.org, Olof Johansson Subject: [GIT PULL 5/5] ARM: SoC: late updates Date: Sat, 8 Feb 2020 03:20:18 -0800 Message-Id: <20200208112018.29819-6-olof@lixom.net> X-Mailer: git-send-email 2.22.GIT In-Reply-To: <20200208112018.29819-1-olof@lixom.net> References: <20200208112018.29819-1-olof@lixom.net> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This is some material that we picked up into our tree late, or that had more complex dependencies on more than one topic branch that makes sense to keep separately. - TI support for secure accelerators and hwrng on OMAP4/5 - TI camera changes for dra7 and am437x and SGX improvement due to better reset control support on am335x, am437x and dra7 - Davinci moves to proper clocksource on DM365, and regulator/audio improvements for DM365 and DM644x eval boards ---------------------------------------------------------------- The following changes since commit a1a0cfaf7fb7c1a90201e6b0937f742c8c212d8e: Merge tag 'armsoc-defconfig' into HEAD are available in the git repository at: git://git.kernel.org/pub/scm/linux/kernel/git/soc/soc.git tags/armsoc-late for you to fetch changes up to a832eb203ecd34e486bdde0042cf166e687eb227: Merge tag 'davinci-for-v5.6/soc' of git://git.kernel.org/pub/scm/linux/kernel/git/nsekhar/linux-davinci into arm/late ---------------------------------------------------------------- Bartosz Golaszewski (3): clocksource: davinci: only enable clockevents once tim34 is initialized ARM: davinci: dm365: switch to using the clocksource driver ARM: davinci: remove legacy timer support Benoit Parrot (11): ARM: dts: dra7: add cam clkctrl node ARM: OMAP: DRA7xx: Make CAM clock domain SWSUP only ARM: dts: dra7-l4: Add ti-sysc node for CAM ARM: dts: DRA72: Add CAL dtsi node arm: dts: dra72-evm-common: Add entries for the CSI2 cameras arm: dtsi: dra76x: Add CAL dtsi node arm: dts: dra76-evm: Add CAL and OV5640 nodes ARM: dts: am437x-sk-evm: Add VPFE and OV2659 entries ARM: dts: am43x-epos-evm: Add VPFE and OV2659 entries ARM: dts: dra7: add vpe clkctrl node ARM: dts: dra7: Add ti-sysc node for VPE Olof Johansson (3): Merge tag 'omap-for-v5.6/ti-sysc-drop-pdata-crypto-signed' of git://git.kernel.org/.../tmlind/linux-omap into arm/late Merge tag 'omap-for-v5.6/dt-late-signed' of git://git.kernel.org/.../tmlind/linux-omap into arm/late Merge tag 'davinci-for-v5.6/soc' of git://git.kernel.org/.../nsekhar/linux-davinci into arm/late Peter Ujfalusi (2): ARM: davinci: dm365-evm: Add Fixed regulators needed for tlv320aic3101 ARM: davinci: dm644x-evm: Add Fixed regulators needed for tlv320aic33 Tero Kristo (1): ARM: dts: am43xx: add support for clkout1 clock Tony Lindgren (17): ARM: dts: Add missing omap4 secure clocks ARM: dts: Add missing omap5 secure clocks ARM: dts: Configure omap4 rng to probe with ti-sysc ARM: dts: Configure omap5 rng to probe with ti-sysc ARM: dts: Configure interconnect target module for omap4 sham ARM: dts: Configure interconnect target module for omap4 aes ARM: dts: Configure interconnect target module for omap4 des ARM: OMAP2+: Drop legacy platform data for omap4 aes ARM: OMAP2+: Drop legacy platform data for omap4 sham ARM: OMAP2+: Drop legacy platform data for omap4 des Merge branch 'omap-for-v5.6/ti-sysc-omap45-rng' into omap-for-v5.6/ti-sysc-drop-pdata Merge branch 'omap-for-v5.6/ti-sysc-dt-cam' into omap-for-v5.6/dt ARM: dts: Configure rstctrl reset for am335x SGX ARM: dts: Configure sgx for dra7 ARM: dts: Configure interconnect target module for am437x sgx ARM: dts: motorola-cpcap-mapphone: Configure calibration interrupt ARM: dts: omap4-droid4: Enable hdq for droid4 ds250x 1-wire battery nvmem arch/arm/boot/dts/am33xx.dtsi | 25 ++ arch/arm/boot/dts/am4372.dtsi | 20 + arch/arm/boot/dts/am437x-sk-evm.dts | 27 +- arch/arm/boot/dts/am43x-epos-evm.dts | 23 +- arch/arm/boot/dts/am43xx-clocks.dtsi | 54 +++ arch/arm/boot/dts/dra7-l4.dtsi | 71 +++- arch/arm/boot/dts/dra7.dtsi | 18 + arch/arm/boot/dts/dra72-evm-common.dtsi | 31 ++ arch/arm/boot/dts/dra72x.dtsi | 42 ++ arch/arm/boot/dts/dra76-evm.dts | 35 ++ arch/arm/boot/dts/dra76x.dtsi | 42 ++ arch/arm/boot/dts/dra7xx-clocks.dtsi | 32 +- arch/arm/boot/dts/motorola-cpcap-mapphone.dtsi | 5 +- arch/arm/boot/dts/motorola-mapphone-common.dtsi | 19 + arch/arm/boot/dts/omap4-l4.dtsi | 49 ++- arch/arm/boot/dts/omap4.dtsi | 110 +++-- arch/arm/boot/dts/omap44xx-clocks.dtsi | 11 +- arch/arm/boot/dts/omap5-l4.dtsi | 20 +- arch/arm/boot/dts/omap54xx-clocks.dtsi | 10 +- arch/arm/mach-davinci/Makefile | 3 +- arch/arm/mach-davinci/board-dm365-evm.c | 20 + arch/arm/mach-davinci/board-dm644x-evm.c | 20 + arch/arm/mach-davinci/devices-da8xx.c | 1 - arch/arm/mach-davinci/devices.c | 19 - arch/arm/mach-davinci/dm365.c | 22 +- arch/arm/mach-davinci/include/mach/common.h | 17 - arch/arm/mach-davinci/include/mach/time.h | 33 -- arch/arm/mach-davinci/time.c | 400 ------------------- arch/arm/mach-omap2/clockdomains7xx_data.c | 2 +- arch/arm/mach-omap2/omap_hwmod_44xx_data.c | 135 ------- drivers/clk/ti/clk-44xx.c | 13 + drivers/clk/ti/clk-54xx.c | 13 + drivers/clocksource/timer-davinci.c | 8 +- include/dt-bindings/clock/omap4.h | 11 + include/dt-bindings/clock/omap5.h | 11 + 35 files changed, 697 insertions(+), 675 deletions(-) delete mode 100644 arch/arm/mach-davinci/include/mach/time.h delete mode 100644 arch/arm/mach-davinci/time.c