Received: by 2002:a25:1506:0:0:0:0:0 with SMTP id 6csp5071177ybv; Tue, 11 Feb 2020 08:39:20 -0800 (PST) X-Google-Smtp-Source: APXvYqwcLpVmtgL0YAqnPYdT5mQE/RVDbEyeVt5dQ+MjE+sBxd12ZPFhiePmuKYmQNgm/ntmfPv+ X-Received: by 2002:a54:408f:: with SMTP id i15mr3309999oii.64.1581439160737; Tue, 11 Feb 2020 08:39:20 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1581439160; cv=none; d=google.com; s=arc-20160816; b=JN+5l5USuNIn/XMTD3DV2dw34V+DKsD9rB9qnz/aNHXpfMLTvnXDR2SAjU2Abmj3fY vCoDjiG1M/PzYt1eO4SUVK0i0BCxTdIRyyompekQPjcYgRZHGIK+v7rPuLuBZ4ZFhqg/ h7SUrJqBUMmf4PHAmoJJswbfYPB7wSu9eoqJsxC/lxdiu55Z6/17a2VDqh897NKB0e7V 2xO3gJgAZmgmFVAPJf7mWW5MIza1B9ACFpAeiYlk+VMCBnYsqLN5IgM8dvgF6OQnjKAo axVyXZC+ZURcdn+CQuDf+o4P2GxOJiKE2oL7T+rbAznYszhvyjX8qYbW+vj9U+kuO9e/ A8Zw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=lNyFn7pjcFZ0vmhffreKXcbtBIzwxVQo2+89cwEz84k=; b=F8EyroObbyiTbMpKmtjtUHJiRZqeZ/KPhlpne44ppK7kqFD9TnR+LACGK8v+q12V7+ PZs2ySb1Otc+NledloARkXK6RktzqZE+ETrCgV7QXKS9hMSRtR1BcAQygk08lXm4bjDI 2sTtvA7cgwr/JiHpgfXyrCGIwSgnzQwGr+RDzXmsCJw2IS2fsfFXXuZ0S8d+FYPKlTEF JOYoUqFbeRvIv12h+hkBdjptQqAUOpveSP8zp9vD7s88wOi7r0SwAlOFK5Dqw2XLNdeu S6CTiMAq8JlKDs7mJhvUFmupZXmqWOuX3QMH9lc81LZObhrlE7oUZCSPwNzVhhYlnpJJ cMww== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@crapouillou.net header.s=mail header.b=o1bh+BjL; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=crapouillou.net Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d17si1774656oij.136.2020.02.11.08.39.08; Tue, 11 Feb 2020 08:39:20 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@crapouillou.net header.s=mail header.b=o1bh+BjL; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=crapouillou.net Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730159AbgBKO01 (ORCPT + 99 others); Tue, 11 Feb 2020 09:26:27 -0500 Received: from outils.crapouillou.net ([89.234.176.41]:44812 "EHLO crapouillou.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728091AbgBKO01 (ORCPT ); Tue, 11 Feb 2020 09:26:27 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=crapouillou.net; s=mail; t=1581431184; h=from:from:sender:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-transfer-encoding:content-transfer-encoding: in-reply-to:references; bh=lNyFn7pjcFZ0vmhffreKXcbtBIzwxVQo2+89cwEz84k=; b=o1bh+BjL9E1IYSWRb1c4MSikxQr4kuslOj2dPccAWLR/MxlypJgkx4KFIAt9Z6Yk4iZDuH HIR5Gum58m7TXb/zv3+7I1mpagecWlgUP4nLHx1IKP/l5j/e5NPH0R7tzO5O7lDstdnGAk VjLwD8F6URh2ZqmjPEyt1aXhfK7fUmc= From: Paul Cercueil To: Ohad Ben-Cohen , Bjorn Andersson , Rob Herring , Mark Rutland Cc: od@zcrc.me, linux-remoteproc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Paul Cercueil Subject: [PATCH v5 1/5] dt-bindings: Document JZ47xx VPU auxiliary processor Date: Tue, 11 Feb 2020 11:26:09 -0300 Message-Id: <20200211142614.13567-1-paul@crapouillou.net> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Inside the Video Processing Unit (VPU) of the recent JZ47xx SoCs from Ingenic is a second Xburst MIPS CPU very similar to the main core. This document describes the devicetree bindings for this auxiliary processor. Signed-off-by: Paul Cercueil --- Notes: v2: Update TCSM0 address in example v3: Change node name to 'video-decoder' v4: Convert to YAML. I didn't add Rob's Ack on v3 because of that (sorry Rob) v5: - Fix 'reg' not in pairs - Add missing include to devicetree example .../bindings/remoteproc/ingenic,vpu.yaml | 77 +++++++++++++++++++ 1 file changed, 77 insertions(+) create mode 100644 Documentation/devicetree/bindings/remoteproc/ingenic,vpu.yaml diff --git a/Documentation/devicetree/bindings/remoteproc/ingenic,vpu.yaml b/Documentation/devicetree/bindings/remoteproc/ingenic,vpu.yaml new file mode 100644 index 000000000000..c019f9fbe916 --- /dev/null +++ b/Documentation/devicetree/bindings/remoteproc/ingenic,vpu.yaml @@ -0,0 +1,77 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: "http://devicetree.org/schemas/remoteproc/ingenic,vpu.yaml#" +$schema: "http://devicetree.org/meta-schemas/core.yaml#" + +title: Ingenic Video Processing Unit bindings + +description: + Inside the Video Processing Unit (VPU) of the recent JZ47xx SoCs from + Ingenic is a second Xburst MIPS CPU very similar to the main core. + This document describes the devicetree bindings for this auxiliary + processor. + +maintainers: + - Paul Cercueil + +properties: + compatible: + const: ingenic,jz4770-vpu-rproc + + reg: + items: + - description: aux registers + - description: tcsm0 registers + - description: tcsm1 registers + - description: sram registers + + reg-names: + items: + - const: aux + - const: tcsm0 + - const: tcsm1 + - const: sram + + clocks: + items: + - description: aux clock + - description: vpu clock + + clock-names: + items: + - const: aux + - const: vpu + + interrupts: + description: VPU hardware interrupt + +required: + - compatible + - reg + - reg-names + - clocks + - clock-names + - interrupts + +additionalProperties: false + +examples: + - | + #include + + vpu: video-decoder@132a0000 { + compatible = "ingenic,jz4770-vpu-rproc"; + + reg = <0x132a0000 0x20>, /* AUX */ + <0x132b0000 0x4000>, /* TCSM0 */ + <0x132c0000 0xc000>, /* TCSM1 */ + <0x132f0000 0x7000>; /* SRAM */ + reg-names = "aux", "tcsm0", "tcsm1", "sram"; + + clocks = <&cgu JZ4770_CLK_AUX>, <&cgu JZ4770_CLK_VPU>; + clock-names = "aux", "vpu"; + + interrupt-parent = <&cpuintc>; + interrupts = <3>; + }; -- 2.25.0