Received: by 2002:a25:1506:0:0:0:0:0 with SMTP id 6csp5924611ybv; Wed, 12 Feb 2020 02:51:34 -0800 (PST) X-Google-Smtp-Source: APXvYqyn5RO/0cMKaWFtPralWqdsFvk08v1MHCkWwpwHn8bdvNmNWC8GVUWKyQKtdTzpEtLtxiU3 X-Received: by 2002:a05:6830:158:: with SMTP id j24mr9058556otp.316.1581504693946; Wed, 12 Feb 2020 02:51:33 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1581504693; cv=none; d=google.com; s=arc-20160816; b=owA7vE49+1b7TeVIH60agiLQFFibmhMkBeOmve1f8p321HIm9RrArhvDXcpi2FU3J7 rilY4BvW0YXeGEAB6vbuswGyHajfxWVPwcq5zVlGcIS0JcPA70ggVJq0GJjRchUc4WEp L+SiDk7bOrdMbE963qi24i3qOsEId6SCM1SIP5hAyYrnHo0pBgfagIniV1MED20gGh6G MQE5Ttylmzjqmlwqeqm4tJGCtVaWfX8CqE3gKLRDyo5BJxllQlezRFgWVPLQZVeKGCaZ w4AE5+G1zxnrh/GsISGarP3dQAP39hZ2C6/EpiCsCZfuGdkovcoGnIfylF2Lh/BbOBgy EwHg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:mime-version:user-agent:date:message-id:subject :from:cc:to:dkim-signature; bh=tGlCcRo7L8jqssPN+fgSS2AfAreHI8YYpQ5+aQblHEM=; b=B/IIrNmCI0bRDe1jxb3N0lXiOP7E4eSVwdZRDG3bUCKsehPebeUZJhYSd2Mq9SE4Wd n5gJo0thx3dj1fO9JVUtz44oCz6UDnB4ag4pXEPfM+iFwP67BXOOtyoAT4bzDgqAub84 313uPcAEwN5xNUa7msllieOWyZg1XWL80VmSi0TsF9WQ/dW9oVH05YV40zi3q3wallAc b9Es1B5veYxIYpg6VPQjQ2OBUXLvg8BLRwkBo3KAMyYHmYmGhcwpqK8uqp5EOdmQ/WdN 2WnE4HVw35+OQpSlVBhsXcrAUJB/jav9b7dpLpnc+0N3w5uJkdYYHKyfZF1L8SnEr/JE Y+Vw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=GDcPSf4A; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j2si29184otk.164.2020.02.12.02.51.21; Wed, 12 Feb 2020 02:51:33 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@ti.com header.s=ti-com-17Q1 header.b=GDcPSf4A; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=NONE dis=NONE) header.from=ti.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727163AbgBLKuU (ORCPT + 99 others); Wed, 12 Feb 2020 05:50:20 -0500 Received: from lelv0143.ext.ti.com ([198.47.23.248]:48934 "EHLO lelv0143.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725710AbgBLKuU (ORCPT ); Wed, 12 Feb 2020 05:50:20 -0500 Received: from lelv0265.itg.ti.com ([10.180.67.224]) by lelv0143.ext.ti.com (8.15.2/8.15.2) with ESMTP id 01CAo3qA007091; Wed, 12 Feb 2020 04:50:03 -0600 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=ti.com; s=ti-com-17Q1; t=1581504603; bh=tGlCcRo7L8jqssPN+fgSS2AfAreHI8YYpQ5+aQblHEM=; h=To:CC:From:Subject:Date; b=GDcPSf4AOX5R5jIIcEdH9eiWcOOJlh1mDi2Amh4r2nC2qeD365Nr+NxTmGm4fjj/t LhdbbCHEAciZp5tU8BHbV5XGmJjGViY0p2RuTvKtXE1kxOqhUCa2+Ap2YpdvAShU5Y sYg+afeVKV2Qk7v6pOBFaxbNegZkXMkqwy7osJ+g= Received: from DFLE111.ent.ti.com (dfle111.ent.ti.com [10.64.6.32]) by lelv0265.itg.ti.com (8.15.2/8.15.2) with ESMTPS id 01CAo3QA019833 (version=TLSv1.2 cipher=AES256-GCM-SHA384 bits=256 verify=FAIL); Wed, 12 Feb 2020 04:50:03 -0600 Received: from DFLE109.ent.ti.com (10.64.6.30) by DFLE111.ent.ti.com (10.64.6.32) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1847.3; Wed, 12 Feb 2020 04:50:02 -0600 Received: from fllv0039.itg.ti.com (10.64.41.19) by DFLE109.ent.ti.com (10.64.6.30) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256_P256) id 15.1.1847.3 via Frontend Transport; Wed, 12 Feb 2020 04:50:02 -0600 Received: from [192.168.2.14] (ileax41-snat.itg.ti.com [10.172.224.153]) by fllv0039.itg.ti.com (8.15.2/8.15.2) with ESMTP id 01CAnxPt126968; Wed, 12 Feb 2020 04:50:00 -0600 To: , Christoph Hellwig , =?UTF-8?Q?P=c3=a9ter_Ujfalusi?= , Murali Karicheri , "Nori, Sekhar" , "Anna, Suman" CC: , , , Rob Herring , , "linux-kernel@vger.kernel.org" , Nishanth Menon From: Roger Quadros Subject: dma_mask limited to 32-bits with OF platform device Message-ID: Date: Wed, 12 Feb 2020 12:49:59 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.4.1 MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8"; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit X-EXCLAIMER-MD-CONFIG: e1e8a2fd-e40a-4ac6-ac9b-f7e9cc9ee180 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, I'd like to understand why of_dma_configure() is limiting the dma and coherent masks instead of overriding them. see commits a5516219b102 ("of/platform: Initialise default DMA masks") ee7b1f31200d ("of: fix DMA mask generation") In of_platform_device_create_pdata(), we initialize both masks to 32-bits unconditionally, which is fine to support legacy cases. dev->dev.coherent_dma_mask = DMA_BIT_MASK(32); if (!dev->dev.dma_mask) dev->dev.dma_mask = &dev->dev.coherent_dma_mask; Then in of_dma_configure() we limit it like so. dev->coherent_dma_mask &= mask; *dev->dma_mask &= mask; This way, legitimate devices which correctly set dma-ranges in DT will never get a dma_mask above 32-bits at all. How is this expected to work? For a test, I added this in dra7.dtsi sata node. (NOTE: CONFIG_ARM_LPAE=y) diff --git a/arch/arm/boot/dts/dra7.dtsi b/arch/arm/boot/dts/dra7.dtsi index 93aa65c75b45..cd8c6cea23d5 100644 --- a/arch/arm/boot/dts/dra7.dtsi +++ b/arch/arm/boot/dts/dra7.dtsi @@ -571,6 +571,8 @@ sata: sata@4a141100 { compatible = "snps,dwc-ahci"; reg = <0x4a140000 0x1100>, <0x4a141100 0x7>; + #size-cells = <2>; + dma-ranges = <0x00000000 0x00000000 0x10 0x00000000>; interrupts = ; phys = <&sata_phy>; phy-names = "sata-phy"; ----------------------------- drivers/of/device.c ----------------------------- index e9127db7b067..1072cebad57a 100644 @@ -95,6 +95,7 @@ int of_dma_configure(struct device *dev, struct device_node *np, bool force_dma) const struct iommu_ops *iommu; u64 mask, end; + dev_info(dev, "of_dma_configure\n"); ret = of_dma_get_range(np, &dma_addr, &paddr, &size); if (ret < 0) { /* @@ -123,7 +124,8 @@ int of_dma_configure(struct device *dev, struct device_node *np, bool force_dma) dev_err(dev, "Adjusted size 0x%llx invalid\n", size); return -EINVAL; } - dev_dbg(dev, "dma_pfn_offset(%#08lx)\n", offset); + dev_info(dev, "dma %llx paddr %llx size %llx\n", dma_addr, paddr, size); + dev_info(dev, "dma_pfn_offset(%#08lx)\n", offset); } /* @@ -152,6 +154,8 @@ int of_dma_configure(struct device *dev, struct device_node *np, bool force_dma) mask = DMA_BIT_MASK(ilog2(end) + 1); dev->coherent_dma_mask &= mask; *dev->dma_mask &= mask; + + dev_info(dev, "end %llx, mask %llx\n", end, mask); /* ...but only set bus limit if we found valid dma-ranges earlier */ if (!ret) dev->bus_dma_limit = end; And I see. [ 1.134294] 4a140000.sata: of_platform [ 13.203917] ahci 4a140000.sata: of_dma_configure [ 13.225635] ahci 4a140000.sata: dma 0 paddr 0 size 1000000000 [ 13.266178] ahci 4a140000.sata: dma_pfn_offset(0x000000) [ 13.297621] ahci 4a140000.sata: end fffffffff, mask fffffffff [ 13.585499] ahci 4a140000.sata: dma_mask 0xffffffff, coherent_mask 0xffffffff [ 13.599082] ahci 4a140000.sata: setting 64-bit mask ffffffffffffffff Truncation of dma_mask and coherent_mask is undesired in this case. How about fixing it like so? - dev->coherent_dma_mask &= mask; - *dev->dma_mask &= mask; + dev->coherent_dma_mask = mask; + *dev->dma_mask = mask; Also this comment doesn't make sense anymore? /* * Limit coherent and dma mask based on size and default mask * set by the driver. */ cheers, -roger -- Texas Instruments Finland Oy, Porkkalankatu 22, 00180 Helsinki. Y-tunnus/Business ID: 0615521-4. Kotipaikka/Domicile: Helsinki