Received: by 2002:a25:1506:0:0:0:0:0 with SMTP id 6csp686742ybv; Thu, 13 Feb 2020 07:46:19 -0800 (PST) X-Google-Smtp-Source: APXvYqxbhVXXUbyCN8QRp4f7bkR9J7s2UzEINN5sY0X4rTI1Xygj2VKnYoA7SGYGhdGPA06+mnAz X-Received: by 2002:aca:b2c5:: with SMTP id b188mr3374398oif.163.1581608778994; Thu, 13 Feb 2020 07:46:18 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1581608778; cv=none; d=google.com; s=arc-20160816; b=d6orl+OFaMTZVQzby398aSnd96a0BHSnx1uZOMMysrTSpFhKbNY9NjO4qvVU56Q4Mi VUcugrEJDHLqhFO6mh7Nz57TmRg3koBDygi9bFq8nPp8TyyOiYB7TLQ5nx3rXm5JqYqB eM85wkPMSe5zxzBgSyBWUVwE5wZe7IqE8lxmRfW9jqMQUI/1Gs2f+pRzq8UsQTfRKFT7 A7ZVMhh0ctREA0jlniw0FhldhWO+jGBv+ndpyFilbtll2URH8FQJgWGHiq+oYCqfUrsB SgG2SYm3scAyJGbVKqUwUnglu+mCK89eIt1GnkJqleCBtdtyIQ3hQ5Q7ORJc19YQMAVJ RbJw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :user-agent:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=o/+ScztShiUSeYCtftIUQNOHyJK1C7NKvJGPSdLoil4=; b=zRfX17lPhh+uctCUDBkGOCxxgRRTsXDmS6FCVsIQvNhXhhqHCmehLsCId54mZXsqu5 2aOMUaUMEUKxmhBtQB5/CJ1ggRLlAh9ajY6l33DM+ejGz5woIG7GZXR56NOoXWa7nRhf vW1+qk9K4ITFQHm7eFnbG8Knre+o+GHJGDr0m8VB1wMAhI57kcSbkO49lbBp7cGHvezw eo0TPkv+j3OxGMqRLcc8WeyHRg5SSKafd5yYjn57hiBR5s/8KnF91YBBbjuU/qF6KMy9 SX8AT2u8cmSX5dyPw5SBd5qPr6ZJWGcO6JuxAKLDnh5BlkzM92XUC+H2jsEtko2qAGbs nXSw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=IW34IyL2; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d14si1223097oic.201.2020.02.13.07.46.06; Thu, 13 Feb 2020 07:46:18 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=IW34IyL2; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729970AbgBMPp7 (ORCPT + 99 others); Thu, 13 Feb 2020 10:45:59 -0500 Received: from mail.kernel.org ([198.145.29.99]:49862 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727873AbgBMP1W (ORCPT ); Thu, 13 Feb 2020 10:27:22 -0500 Received: from localhost (unknown [104.132.1.104]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 67A8F2467D; Thu, 13 Feb 2020 15:27:22 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1581607642; bh=rCeMCLFSen/SyZsts+0rnrFBV2IT3YKK6T7buIseJiQ=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=IW34IyL2aH8d9yFxW2PPvuRMA33NwUs47sZPHiZ7VuckKfxinvA+mhPaG/QfeFWn4 zjrxbCYgZvUgP6jEjIzn8bIqqAJ8aOaeoQFlKtIgmm8Sri00hqATBh1bjdg5L4EGMT i/tcQw0e/im7kCFoa7eGPwybw2J2r7vIEbcQwwpQ= From: Greg Kroah-Hartman To: linux-kernel@vger.kernel.org Cc: Greg Kroah-Hartman , stable@vger.kernel.org, =?UTF-8?q?Karl=20Rudb=C3=A6k=20Olsen?= , Alexandre Belloni Subject: [PATCH 5.4 49/96] ARM: dts: at91: sama5d3: fix maximum peripheral clock rates Date: Thu, 13 Feb 2020 07:20:56 -0800 Message-Id: <20200213151858.386374006@linuxfoundation.org> X-Mailer: git-send-email 2.25.0 In-Reply-To: <20200213151839.156309910@linuxfoundation.org> References: <20200213151839.156309910@linuxfoundation.org> User-Agent: quilt/0.66 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Alexandre Belloni commit ee0aa926ddb0bd8ba59e33e3803b3b5804e3f5da upstream. Currently the maximum rate for peripheral clock is calculated based on a typical 133MHz MCK. The maximum frequency is defined in the datasheet as a ratio to MCK. Some sama5d3 platforms are using a 166MHz MCK. Update the device trees to match the maximum rate based on 166MHz. Reported-by: Karl Rudbæk Olsen Fixes: d2e8190b7916 ("ARM: at91/dt: define sama5d3 clocks") Link: https://lore.kernel.org/r/20200110172007.1253659-1-alexandre.belloni@bootlin.com Signed-off-by: Alexandre Belloni Signed-off-by: Greg Kroah-Hartman --- arch/arm/boot/dts/sama5d3.dtsi | 28 ++++++++++++++-------------- arch/arm/boot/dts/sama5d3_can.dtsi | 4 ++-- arch/arm/boot/dts/sama5d3_uart.dtsi | 4 ++-- 3 files changed, 18 insertions(+), 18 deletions(-) --- a/arch/arm/boot/dts/sama5d3.dtsi +++ b/arch/arm/boot/dts/sama5d3.dtsi @@ -1188,49 +1188,49 @@ usart0_clk: usart0_clk { #clock-cells = <0>; reg = <12>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; usart1_clk: usart1_clk { #clock-cells = <0>; reg = <13>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; usart2_clk: usart2_clk { #clock-cells = <0>; reg = <14>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; usart3_clk: usart3_clk { #clock-cells = <0>; reg = <15>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; uart0_clk: uart0_clk { #clock-cells = <0>; reg = <16>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; twi0_clk: twi0_clk { reg = <18>; #clock-cells = <0>; - atmel,clk-output-range = <0 16625000>; + atmel,clk-output-range = <0 41500000>; }; twi1_clk: twi1_clk { #clock-cells = <0>; reg = <19>; - atmel,clk-output-range = <0 16625000>; + atmel,clk-output-range = <0 41500000>; }; twi2_clk: twi2_clk { #clock-cells = <0>; reg = <20>; - atmel,clk-output-range = <0 16625000>; + atmel,clk-output-range = <0 41500000>; }; mci0_clk: mci0_clk { @@ -1246,19 +1246,19 @@ spi0_clk: spi0_clk { #clock-cells = <0>; reg = <24>; - atmel,clk-output-range = <0 133000000>; + atmel,clk-output-range = <0 166000000>; }; spi1_clk: spi1_clk { #clock-cells = <0>; reg = <25>; - atmel,clk-output-range = <0 133000000>; + atmel,clk-output-range = <0 166000000>; }; tcb0_clk: tcb0_clk { #clock-cells = <0>; reg = <26>; - atmel,clk-output-range = <0 133000000>; + atmel,clk-output-range = <0 166000000>; }; pwm_clk: pwm_clk { @@ -1269,7 +1269,7 @@ adc_clk: adc_clk { #clock-cells = <0>; reg = <29>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; dma0_clk: dma0_clk { @@ -1300,13 +1300,13 @@ ssc0_clk: ssc0_clk { #clock-cells = <0>; reg = <38>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; ssc1_clk: ssc1_clk { #clock-cells = <0>; reg = <39>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; sha_clk: sha_clk { --- a/arch/arm/boot/dts/sama5d3_can.dtsi +++ b/arch/arm/boot/dts/sama5d3_can.dtsi @@ -36,13 +36,13 @@ can0_clk: can0_clk { #clock-cells = <0>; reg = <40>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; can1_clk: can1_clk { #clock-cells = <0>; reg = <41>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; }; }; --- a/arch/arm/boot/dts/sama5d3_uart.dtsi +++ b/arch/arm/boot/dts/sama5d3_uart.dtsi @@ -41,13 +41,13 @@ uart0_clk: uart0_clk { #clock-cells = <0>; reg = <16>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; uart1_clk: uart1_clk { #clock-cells = <0>; reg = <17>; - atmel,clk-output-range = <0 66000000>; + atmel,clk-output-range = <0 83000000>; }; }; };