Received: by 2002:a25:1506:0:0:0:0:0 with SMTP id 6csp2532796ybv; Fri, 14 Feb 2020 21:22:35 -0800 (PST) X-Google-Smtp-Source: APXvYqwvtr8bcqs/D+B5mhMjvh52Tou2ZEI60GlE1XsdUAOWSkbdkucbPXN8XbI2hpZdj+/Ro6QG X-Received: by 2002:aca:503:: with SMTP id 3mr4223142oif.106.1581744155120; Fri, 14 Feb 2020 21:22:35 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1581744155; cv=none; d=google.com; s=arc-20160816; b=bTBmF3o8Xzl03GOaUm22dfJPMw4lJ0c8xXCqddmzwNoQpsk4TEZdSqWhtMGAtlp5Ds clgoZ+vR0nSW5hXTYwtvs5jckoGJrGsWEzt2JWzUXElJGAdO1wxmJD1oJP4ZmhgjmmLA OtdcoS3BBus1fcMfGq2c3WP6BbAjSr0oIG91SYcYkGP27lipGToEWcRhYscZcKLTjEIv YpLo5pLb46qFePKhiWMfHry2exKqGaFJub31TtBSw45pZG0d4rKedVPwfU+qJqXe5KCW unPXH7p/iuzuaS3fAEHtV7iBCXizR6g1YmsbCgXbrxDsLPnLlFkKAsSR0TPoTVxMAUvZ xvjg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=795tWHu3m4mEMKClp/SxEcKVRcVeZmOlURV87Ls5fsI=; b=0LVkU0NPoylZbKlXh/yHsVFq19tneVGMJPCKxha6Quo5TQRFB7qks4eHG3rDIkYRAf OdYyIz2sJjbbGer/H7kUJ7Ont/etKa2tFg8i+np4J+KqiSiS4bC4dAy1PayLdGY8eHTF 70+Y7ApWUBlKinY3zutXIJ69Fn6dllHz9QvzCb64OxyHKlqQSIYPnHaF4pkWMKWQg5uR /5c6ZrZUlPGJfz1ixE+U8OtG4qTAebm5KnoXrF01NfPYQLRuevZp5hgtZeqi107Kq58o Y9mPmuo+gvamUTUJLtZ8TQpRpPACNuiqncg0LaymciVYz3Y1IpCIdT3tu9F3fDP+SAua 4sbw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m25si4131567otn.208.2020.02.14.21.21.53; Fri, 14 Feb 2020 21:22:35 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1725912AbgBOFVm (ORCPT + 99 others); Sat, 15 Feb 2020 00:21:42 -0500 Received: from inva020.nxp.com ([92.121.34.13]:48782 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725791AbgBOFVm (ORCPT ); Sat, 15 Feb 2020 00:21:42 -0500 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 214871A6BF1; Sat, 15 Feb 2020 06:21:40 +0100 (CET) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 5F49A1A6BC8; Sat, 15 Feb 2020 06:21:34 +0100 (CET) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id 49A2440297; Sat, 15 Feb 2020 13:21:27 +0800 (SGT) From: Anson Huang To: robh+dt@kernel.org, mark.rutland@arm.com, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, u.kleine-koenig@pengutronix.de Cc: Linux-imx@nxp.com Subject: [PATCH V2 0/7] Add missing UART DCE/DTE pins macro defines Date: Sat, 15 Feb 2020 13:15:51 +0800 Message-Id: <1581743758-4475-1-git-send-email-Anson.Huang@nxp.com> X-Mailer: git-send-email 2.7.4 X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The patch set is to add missing UART DCE/DTE pins, because of previous UART pins macro defines do NOT contain DCE/DTE, per the advice from Uwe in V1 patch comment, to better distinguish the DCE/DTE functions, I change the existing UART pins to contain the DCE/DTE, then add the missing UART pins, meanwhile, keep the old macro definis there for some time in order to make it backward compatible, and then, switch the existing consumer DTs to use new UART pins macro defines with DCE/DTE inside. As the changes in V2 is significant compared to V1, so I did NOT put a change log in each patch, you can treat each patch as new patch, thanks. Anson Huang (7): ARM: dts: imx6sx: Improve UART pins macro defines ARM: dts: imx6sx: Add missing UART RTS/CTS pins mux ARM: dts: imx6sx-nitrogen6sx: Use new pin names with DCE/DTE for UART pins ARM: dts: imx6sx-sabreauto: Use new pin names with DCE/DTE for UART pins ARM: dts: imx6sx-sdb: Use new pin names with DCE/DTE for UART pins ARM: dts: imx6sx-softing-vining-2000: Use new pin names with DCE/DTE for UART pins ARM: dts: imx6sx-udoo-neo: Use new pin names with DCE/DTE for UART pins arch/arm/boot/dts/imx6sx-nitrogen6sx.dts | 20 +- arch/arm/boot/dts/imx6sx-pinfunc.h | 288 ++++++++++++++++------- arch/arm/boot/dts/imx6sx-sabreauto.dts | 4 +- arch/arm/boot/dts/imx6sx-sdb.dtsi | 12 +- arch/arm/boot/dts/imx6sx-softing-vining-2000.dts | 8 +- arch/arm/boot/dts/imx6sx-udoo-neo.dtsi | 28 +-- 6 files changed, 237 insertions(+), 123 deletions(-) -- 2.7.4