Received: by 2002:a25:1506:0:0:0:0:0 with SMTP id 6csp2699122ybv; Sat, 15 Feb 2020 01:28:05 -0800 (PST) X-Google-Smtp-Source: APXvYqxIoxtBjpE+N2EqW9Y19733NSBKcDdNqUTyTN3ZEyOd11MaaGGMtJGakaiUCRmpxU9Uj96U X-Received: by 2002:a05:6830:1289:: with SMTP id z9mr5615373otp.317.1581758885343; Sat, 15 Feb 2020 01:28:05 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1581758885; cv=none; d=google.com; s=arc-20160816; b=aQhXr85R3BpcqGARkeAQAoK++90EmOwxo1MIByUMvONAdlBD6S7DUdPbE98qEfUVJe kq5JBz3POZjbCAQsAGwOUi//YIuWq07lU9JrTq2vJS4W/FAffPKsWnNv9aShvyqcvs5+ +etMTQTbwwMFGOJ/57WiDBvLUMPrap+Fqroy0EsUlLITLhykiFb8LGJZPHqUIMe1IDvu XBlvHJRQAu+B0WdlUfxzb1LtmRu9fwRaTuQYeQk37sBUI7ZutZ872CKOTVuoUGsO+MBM 0Nd9DzE+N0B3MBdIkNFvQbPhuWGt2CfgrBWqpAuLIWVDAylszdvxznXaSL339VLEJqfV n0pg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:references :in-reply-to:subject:cc:to:from; bh=TCJfTHb+bwaNgPqaAdcQDSyzDeGFsYuzTSAEV2Sx6po=; b=EHrDd7Z6y3LTTe65k2Tpi3e+KSvujm0BBkf5UyOItp83tjIyNP0Jow9P9bMlzDXtB5 RukHC59nuII9otKrzYFTO3+RtkKqtaYNWuNMA4jWDT7FmSjJD6XngdAc+Nm2eF9i+R/s p9r6RjkdAfNdc+ZGBf5TTuV9e+tsg0FGpkkUVbsk4iol6cLIslXcPrBfRfLh+GHmZR2Z Fmk2MnQBTXddBQm9BLPB4qvg18uwq+aTfG/C56iQuKfa9hOM4JNNM8TpTs+1U5MJMGOW sH3/LTHIHN5Nhg2skB7Kiwly+GUnsVbEQr/KxQ1Q5kQ0OazIf6E9T0c8fOikS9S+1uWm bY+Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j17si4076598otl.278.2020.02.15.01.27.53; Sat, 15 Feb 2020 01:28:05 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726211AbgBOJ0R (ORCPT + 99 others); Sat, 15 Feb 2020 04:26:17 -0500 Received: from Galois.linutronix.de ([193.142.43.55]:56938 "EHLO Galois.linutronix.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725852AbgBOJ0R (ORCPT ); Sat, 15 Feb 2020 04:26:17 -0500 Received: from p5b06da22.dip0.t-ipconnect.de ([91.6.218.34] helo=nanos.tec.linutronix.de) by Galois.linutronix.de with esmtpsa (TLS1.2:DHE_RSA_AES_256_CBC_SHA256:256) (Exim 4.80) (envelope-from ) id 1j2tiE-0005xL-FC; Sat, 15 Feb 2020 10:26:10 +0100 Received: by nanos.tec.linutronix.de (Postfix, from userid 1000) id E74BD101161; Sat, 15 Feb 2020 10:26:09 +0100 (CET) From: Thomas Gleixner To: Sean V Kelley , bhelgaas@google.com, corbet@lwn.net, mingo@redhat.com, bp@alien8.de Cc: x86@kernel.org, linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, linux-doc@vger.kernel.org, kar.hin.ong@ni.com, sassmann@kpanic.de, Sean V Kelley Subject: Re: [PATCH 0/2] Add boot interrupt quirk mechanism for Xeon chipsets In-Reply-To: <8736bctd7a.fsf@nanos.tec.linutronix.de> References: <20200214213313.66622-1-sean.v.kelley@linux.intel.com> <8736bctd7a.fsf@nanos.tec.linutronix.de> Date: Sat, 15 Feb 2020 10:26:09 +0100 Message-ID: <87zhdkryku.fsf@nanos.tec.linutronix.de> MIME-Version: 1.0 Content-Type: text/plain X-Linutronix-Spam-Score: -1.0 X-Linutronix-Spam-Level: - X-Linutronix-Spam-Status: No , -1.0 points, 5.0 required, ALL_TRUSTED=-1,SHORTCIRCUIT=-0.0001 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Thomas Gleixner writes: > Sean V Kelley writes: >> When IRQ lines on secondary or higher IO-APICs are masked (e.g., >> Real-Time threaded interrupts), many chipsets redirect IRQs on >> this line to the legacy PCH and in turn the base IO-APIC in the >> system. The unhandled interrupts on the base IO-APIC will be >> identified by the Linux kernel as Spurious Interrupts and can >> lead to disabled IRQ lines. >> >> Disabling this legacy PCI interrupt routing is chipset-specific and >> varies in mechanism between chipset vendors and across generations. >> In some cases the mechanism is exposed to BIOS but not all BIOS >> vendors choose to pick it up. With the increasing usage of RT as it >> marches towards mainline, additional issues have been raised with >> more recent Xeon chipsets. >> >> This patchset disables the boot interrupt on these Xeon chipsets where >> this is possible with an additional mechanism. In addition, this >> patchset includes documentation covering the background of this quirk. > > Well done! The documentation is really appreciated! > > Reviewed-by: Thomas Gleixner Bjorn, this should go into stable as well IMO. Thanks, tglx