Received: by 2002:a25:1506:0:0:0:0:0 with SMTP id 6csp4571144ybv; Mon, 17 Feb 2020 01:38:00 -0800 (PST) X-Google-Smtp-Source: APXvYqwvwBs8JEtm6YOQu6jyrjCfQpvbBJO1eoOkpNLPQ6ImwiQ04VereUsFHEfS/575Qy7ducKM X-Received: by 2002:a9d:66ca:: with SMTP id t10mr11184227otm.352.1581932280292; Mon, 17 Feb 2020 01:38:00 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1581932280; cv=none; d=google.com; s=arc-20160816; b=Em+OBBYkT8nJv/sxqPkrgHJcbhoctcT7gjig5ZJKUKIRYYRMUOjD0661zwEJK0AHCo cQ3Ytgiowp63GSFOEIaZRFnobXiRtPzEi/Fr7PsT86hXegkQ9vfOk+IkHCc7qkG/Vl5e ftBBmXc5bOPAhQyv20XbBijox/MYqRM6ZXcUcDleLLSb1OCc4meJULjKYqjy2CxqP0n6 VRflgCjlCGLSDXL0DTs0Zt11LVoAPkQlqjToLcg+/WKoQ/UZuE48RXQ+z9D0nGY5wg7K 8Jliywy/7zQQbP+5szfAC6FfsDp0mPTNLiIVt4ROXvHQC94/J5pt7zP/PeEVJr1O4k2Z ZWmw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=tMSkSofqnfWoORGtv2T1TOW3vWyH7lUGVk0Dw+nUG+E=; b=QsnlgNAMdae3T2D8Rlnbg0TcQ9aM+OX/9pYoVg/Mr/ii3brQ41BfG114cX8Skd4moP IWgQa/Lh+OeyVGcEsX3fcsN6aFjs/vgdQ3DVyUVC1Sj/aZFWBHff2eYKBcWk0PEkPXLR HU4Y7fQv1CXVqSXbxcgVEMGF0VrugPLOJP1a0Z4Ivg5p6xeuSUECN28uvmcdsR19rvWE +lBwP213vBhAWXgpY9ADtgTEmLC/AdW+9X5PiiS7G81QNz0TZGEtaXODskJ1dax7e6tn a6/0VqHR/gszfJX71IGkrntTHoG8kOM47VF3UPOy5DkEFESOn7ZTPwsAB8Mj+Olo8LFF Ciyw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w9si6256642otl.138.2020.02.17.01.37.48; Mon, 17 Feb 2020 01:38:00 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729028AbgBQJhU (ORCPT + 99 others); Mon, 17 Feb 2020 04:37:20 -0500 Received: from inva020.nxp.com ([92.121.34.13]:51748 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729011AbgBQJhS (ORCPT ); Mon, 17 Feb 2020 04:37:18 -0500 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 18E331A2B13; Mon, 17 Feb 2020 10:37:17 +0100 (CET) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 627761A2B27; Mon, 17 Feb 2020 10:37:11 +0100 (CET) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id AF325402A7; Mon, 17 Feb 2020 17:37:04 +0800 (SGT) From: Anson Huang To: robh+dt@kernel.org, mark.rutland@arm.com, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, devicetree@vger.kernel.org, u.kleine-koenig@pengutronix.de, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Linux-imx@nxp.com Subject: [PATCH V3 5/7] ARM: dts: imx6sx-sdb: Use new pin names with DCE/DTE for UART pins Date: Mon, 17 Feb 2020 17:31:24 +0800 Message-Id: <1581931886-12173-5-git-send-email-Anson.Huang@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1581931886-12173-1-git-send-email-Anson.Huang@nxp.com> References: <1581931886-12173-1-git-send-email-Anson.Huang@nxp.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Use new pin names containing DCE/DTE for UART RX/TX/RTS/CTS pins, this is to distinguish the DCE/DTE functions. Signed-off-by: Anson Huang Reviewed-by: Uwe Kleine-K枚nig --- No change. --- arch/arm/boot/dts/imx6sx-sdb.dtsi | 12 ++++++------ 1 file changed, 6 insertions(+), 6 deletions(-) diff --git a/arch/arm/boot/dts/imx6sx-sdb.dtsi b/arch/arm/boot/dts/imx6sx-sdb.dtsi index f6972de..3e5fb72 100644 --- a/arch/arm/boot/dts/imx6sx-sdb.dtsi +++ b/arch/arm/boot/dts/imx6sx-sdb.dtsi @@ -564,17 +564,17 @@ pinctrl_uart1: uart1grp { fsl,pins = < - MX6SX_PAD_GPIO1_IO04__UART1_TX 0x1b0b1 - MX6SX_PAD_GPIO1_IO05__UART1_RX 0x1b0b1 + MX6SX_PAD_GPIO1_IO04__UART1_DCE_TX 0x1b0b1 + MX6SX_PAD_GPIO1_IO05__UART1_DCE_RX 0x1b0b1 >; }; pinctrl_uart5: uart5grp { fsl,pins = < - MX6SX_PAD_KEY_ROW3__UART5_RX 0x1b0b1 - MX6SX_PAD_KEY_COL3__UART5_TX 0x1b0b1 - MX6SX_PAD_KEY_ROW2__UART5_CTS_B 0x1b0b1 - MX6SX_PAD_KEY_COL2__UART5_RTS_B 0x1b0b1 + MX6SX_PAD_KEY_ROW3__UART5_DCE_RX 0x1b0b1 + MX6SX_PAD_KEY_COL3__UART5_DCE_TX 0x1b0b1 + MX6SX_PAD_KEY_ROW2__UART5_DCE_CTS 0x1b0b1 + MX6SX_PAD_KEY_COL2__UART5_DCE_RTS 0x1b0b1 >; }; -- 2.7.4