Received: by 2002:a25:1506:0:0:0:0:0 with SMTP id 6csp4715869ybv; Mon, 17 Feb 2020 04:35:12 -0800 (PST) X-Google-Smtp-Source: APXvYqzUdXRCzEQW2/sJsJkTRHiIWZYHHu5bx4NatsuHOXc3MHez2wzLnXFF5DiAJvDqae8Mb8eh X-Received: by 2002:a05:6808:3b2:: with SMTP id n18mr9459183oie.146.1581942912567; Mon, 17 Feb 2020 04:35:12 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1581942912; cv=none; d=google.com; s=arc-20160816; b=hq6WOq0cKCxkUYJzF0DaQp8uD8nO4DmSAdDI0q0EfDut9EE+dxSkR1cfLWWNa6lUaK OYbF7BPX5JX8hFwofOw7R4Xgl++hbYSFRDXi23HgX09OrDetjCt40jwI9Ghq0KLDVwE0 4Zjlo3TPH8/wDlge2NiP564m5+PzGyPzcRIy38l7EpP+gkvsTKP+KxYnd14Se6OlTX9m 38XAst2Ijcizxcr8F8QHGRQ7Mk/6NgbLDKT03QXidDqEfUB3oFLMx+VETlVD/MbrLIJp 13OGGpBdRLyRAfnaz326f3BlX34gk6ldbvap/yCvSKX6fGSwGIZnM5+JV5q+U/K8EopP CUdw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=sqMaS1wPKC3xrtrTVJRwu6zCoFm9jwhgfLopeGWJB8s=; b=SrWW5TfauXppbg39d9LrbZenN0gp/7mSElrpe1WhrX7CSwXHjxXr4I/krvexIwSvtH Vp675bnNUvnLdOnZ7qZMpTTL+Zdix1/nKe9XHaOLda30Y4Y6qL+FpnBFCudSlNQWCPnh P9BLrYr7ZLETfnI7ghekcCYhUKHoJeHhayvDLC7qyoWydX8Vdu9PVH9snWn9uRFsuTsK tPY0E2g6p22QVOSlIqfU69AVw+UJ0itikKyiSFZ/sQ74P03Kk6hnmeXQaAda/gHxJlSP c4jaW9FVYBFGZxfhwGXJysROqM512Q06ZXdRZ5y63oUJ7Mj9mJZ/RUxAVG3c38vawd20 53fw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q126si6589294oia.8.2020.02.17.04.35.00; Mon, 17 Feb 2020 04:35:12 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729574AbgBQLTf (ORCPT + 99 others); Mon, 17 Feb 2020 06:19:35 -0500 Received: from inva020.nxp.com ([92.121.34.13]:57090 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729556AbgBQLTe (ORCPT ); Mon, 17 Feb 2020 06:19:34 -0500 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 02ED41A2CCC; Mon, 17 Feb 2020 12:19:33 +0100 (CET) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 4B4851A1592; Mon, 17 Feb 2020 12:19:27 +0100 (CET) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id 364E3402E6; Mon, 17 Feb 2020 19:19:20 +0800 (SGT) From: Anson Huang To: robh+dt@kernel.org, mark.rutland@arm.com, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, devicetree@vger.kernel.org, u.kleine-koenig@pengutronix.de, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Linux-imx@nxp.com Subject: [PATCH V3 RESEND 5/7] ARM: dts: imx6sx-sdb: Use new pin names with DCE/DTE for UART pins Date: Mon, 17 Feb 2020 19:13:39 +0800 Message-Id: <1581938021-16259-5-git-send-email-Anson.Huang@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1581938021-16259-1-git-send-email-Anson.Huang@nxp.com> References: <1581938021-16259-1-git-send-email-Anson.Huang@nxp.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Use new pin names containing DCE/DTE for UART RX/TX/RTS/CTS pins, this is to distinguish the DCE/DTE functions. Signed-off-by: Anson Huang Reviewed-by: Uwe Kleine-König --- No change. --- arch/arm/boot/dts/imx6sx-sdb.dtsi | 12 ++++++------ 1 file changed, 6 insertions(+), 6 deletions(-) diff --git a/arch/arm/boot/dts/imx6sx-sdb.dtsi b/arch/arm/boot/dts/imx6sx-sdb.dtsi index f6972de..3e5fb72 100644 --- a/arch/arm/boot/dts/imx6sx-sdb.dtsi +++ b/arch/arm/boot/dts/imx6sx-sdb.dtsi @@ -564,17 +564,17 @@ pinctrl_uart1: uart1grp { fsl,pins = < - MX6SX_PAD_GPIO1_IO04__UART1_TX 0x1b0b1 - MX6SX_PAD_GPIO1_IO05__UART1_RX 0x1b0b1 + MX6SX_PAD_GPIO1_IO04__UART1_DCE_TX 0x1b0b1 + MX6SX_PAD_GPIO1_IO05__UART1_DCE_RX 0x1b0b1 >; }; pinctrl_uart5: uart5grp { fsl,pins = < - MX6SX_PAD_KEY_ROW3__UART5_RX 0x1b0b1 - MX6SX_PAD_KEY_COL3__UART5_TX 0x1b0b1 - MX6SX_PAD_KEY_ROW2__UART5_CTS_B 0x1b0b1 - MX6SX_PAD_KEY_COL2__UART5_RTS_B 0x1b0b1 + MX6SX_PAD_KEY_ROW3__UART5_DCE_RX 0x1b0b1 + MX6SX_PAD_KEY_COL3__UART5_DCE_TX 0x1b0b1 + MX6SX_PAD_KEY_ROW2__UART5_DCE_CTS 0x1b0b1 + MX6SX_PAD_KEY_COL2__UART5_DCE_RTS 0x1b0b1 >; }; -- 2.7.4