Received: by 2002:a25:1506:0:0:0:0:0 with SMTP id 6csp4716218ybv; Mon, 17 Feb 2020 04:35:36 -0800 (PST) X-Google-Smtp-Source: APXvYqzYWRc3PVK8apedaQ2nywppT7faPUzWFxzjTOlmXnzM3JX6D1OiOTFBDbjGUUt7f0ua4Cnk X-Received: by 2002:a05:6830:22e2:: with SMTP id t2mr12223084otc.129.1581942936005; Mon, 17 Feb 2020 04:35:36 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1581942935; cv=none; d=google.com; s=arc-20160816; b=RZpNkU3Q/gDNz1JdFdFwHJ4J6JSyLMLLl0lMqttyCWls831EgOncoVsFC5DndlVvbu O3l2MAJj7yC2oagmdfzYTRy4gKsY8+8Loi6MHBZt43JdmEQPorcFT0VpImxVV/3i1GMp 3PDWSig7BE7quz2puf/c34p0fgiAbBARt3VzAaP2LDv/GftFXBQ5+urwt3vDPakV5kJ5 WDE8nnzOfwh3lS0xQvc61cMw90mbS9D5DDHlCZeAMGkM1nWoT4AXSn1vVVupqZk10s+J swfxaLif2HAJmR7mPKL92YU3Kcd9C26CM/6Zu4L66W8rnA2FVwtMZ+0oMN5sVtHIn3Eo D+Ig== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=ZHUkn89+TiY+8kOVCnzQWV8ThffuBGIs2GhGV7gd6i4=; b=lRexr68gK3Ktx5egydSCvTiDraV7G+cogrWW4QfnBA5k0GASwhuG46vuSMpk+vXUq7 5ypvLT82xdkpaMRNwgkfH7G9GR+iIHNMKDBc/ozR94TUNFsZvUcpX7endarHYW8ciD2u E/+fK+42Hpb7OVq/dMO01qeo12sZBwRE+9VMO8k+14Pb/cRzPulJFLz7QVSiymNfol87 nz337Z7Pyr/Pt0ws26ieZyZZnTTFs3Csg96II3ByA/l22dLDe+77g/B8dqRqWSJsST4Q uCmTgWNTioY4he2+UH4B7Io/2qYipzbZRdee8BHqt0DwkjeH3NcPyCxiMQe/yZMax1Br 7azQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i6si164458otj.24.2020.02.17.04.35.24; Mon, 17 Feb 2020 04:35:35 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729555AbgBQLTd (ORCPT + 99 others); Mon, 17 Feb 2020 06:19:33 -0500 Received: from inva020.nxp.com ([92.121.34.13]:57062 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729535AbgBQLTc (ORCPT ); Mon, 17 Feb 2020 06:19:32 -0500 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 10ADF1A2CD3; Mon, 17 Feb 2020 12:19:31 +0100 (CET) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 4F1B81A2CCC; Mon, 17 Feb 2020 12:19:25 +0100 (CET) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id 453A4402E2; Mon, 17 Feb 2020 19:19:18 +0800 (SGT) From: Anson Huang To: robh+dt@kernel.org, mark.rutland@arm.com, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, devicetree@vger.kernel.org, u.kleine-koenig@pengutronix.de, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: Linux-imx@nxp.com Subject: [PATCH V3 RESEND 3/7] ARM: dts: imx6sx-nitrogen6sx: Use new pin names with DCE/DTE for UART pins Date: Mon, 17 Feb 2020 19:13:37 +0800 Message-Id: <1581938021-16259-3-git-send-email-Anson.Huang@nxp.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1581938021-16259-1-git-send-email-Anson.Huang@nxp.com> References: <1581938021-16259-1-git-send-email-Anson.Huang@nxp.com> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Use new pin names containing DCE/DTE for UART RX/TX/RTS/CTS pins, this is to distinguish the DCE/DTE functions. Signed-off-by: Anson Huang Reviewed-by: Uwe Kleine-König --- No change. --- arch/arm/boot/dts/imx6sx-nitrogen6sx.dts | 20 ++++++++++---------- 1 file changed, 10 insertions(+), 10 deletions(-) diff --git a/arch/arm/boot/dts/imx6sx-nitrogen6sx.dts b/arch/arm/boot/dts/imx6sx-nitrogen6sx.dts index 832b5c5..d84ea69 100644 --- a/arch/arm/boot/dts/imx6sx-nitrogen6sx.dts +++ b/arch/arm/boot/dts/imx6sx-nitrogen6sx.dts @@ -484,31 +484,31 @@ pinctrl_uart1: uart1grp { fsl,pins = < - MX6SX_PAD_GPIO1_IO04__UART1_TX 0x1b0b1 - MX6SX_PAD_GPIO1_IO05__UART1_RX 0x1b0b1 + MX6SX_PAD_GPIO1_IO04__UART1_DCE_TX 0x1b0b1 + MX6SX_PAD_GPIO1_IO05__UART1_DCE_RX 0x1b0b1 >; }; pinctrl_uart2: uart2grp { fsl,pins = < - MX6SX_PAD_GPIO1_IO06__UART2_TX 0x1b0b1 - MX6SX_PAD_GPIO1_IO07__UART2_RX 0x1b0b1 + MX6SX_PAD_GPIO1_IO06__UART2_DCE_TX 0x1b0b1 + MX6SX_PAD_GPIO1_IO07__UART2_DCE_RX 0x1b0b1 >; }; pinctrl_uart3: uart3grp { fsl,pins = < - MX6SX_PAD_QSPI1B_SS0_B__UART3_TX 0x1b0b1 - MX6SX_PAD_QSPI1B_SCLK__UART3_RX 0x1b0b1 + MX6SX_PAD_QSPI1B_SS0_B__UART3_DCE_TX 0x1b0b1 + MX6SX_PAD_QSPI1B_SCLK__UART3_DCE_RX 0x1b0b1 >; }; pinctrl_uart5: uart5grp { fsl,pins = < - MX6SX_PAD_KEY_COL3__UART5_TX 0x1b0b1 - MX6SX_PAD_KEY_ROW3__UART5_RX 0x1b0b1 - MX6SX_PAD_SD3_DATA6__UART3_RTS_B 0x1b0b1 - MX6SX_PAD_SD3_DATA7__UART3_CTS_B 0x1b0b1 + MX6SX_PAD_KEY_COL3__UART5_DCE_TX 0x1b0b1 + MX6SX_PAD_KEY_ROW3__UART5_DCE_RX 0x1b0b1 + MX6SX_PAD_SD3_DATA6__UART3_DCE_RTS 0x1b0b1 + MX6SX_PAD_SD3_DATA7__UART3_DCE_CTS 0x1b0b1 >; }; -- 2.7.4