Received: by 2002:a25:1506:0:0:0:0:0 with SMTP id 6csp664677ybv; Thu, 20 Feb 2020 05:16:05 -0800 (PST) X-Google-Smtp-Source: APXvYqxy3zWAhkGpLx3LDHQl80gEE5MZfe3qRrEYU4gXxVohCtv2VlnYg9M+LvDvuSbTWr1ZOs3J X-Received: by 2002:a9d:6196:: with SMTP id g22mr23993472otk.204.1582204565807; Thu, 20 Feb 2020 05:16:05 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1582204565; cv=none; d=google.com; s=arc-20160816; b=d/GgZD8fU0ghBlul/g+mxYB2v8ABulBe4EAoyxxXCl7rSTRHGHjmJKYg3C0RNDkX2l BJ1Z4YwFYnZpuFeWxvAkYFzZR4Trpr6BitjgSrNZQQz62ximZrz9jBEPIBzLzX7wCJFY pr9YIt8frPzEqjF7i+vu9sc7WeNyy99C9D29AudlbiPVp8gD+bld+Y2J4A54dNLsa8wK N2Iom6asgvyfhArEgSnxuYRRGBloVIDHb4vTs7J9HikgyGp2Uc3Xh5jOuh1VwxVULZxP L4CiXJrcyu5oTmS2xqVle404joTgKq2S2+jdkCWICimU55Zaunm9qrNdL4iNFdimj0+o YHVQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature; bh=XbSocyvlHYbidOLh4UOVd5RVPSZd3HbLsAjRlUOFqzE=; b=OOoay4+SJ+yxTz6siOVKg4qQQwLINaeJXdsHyPukP5qv8t79t9nrlXyOdNS23v4sWx 8A99e9Req9Y6D2x2tLo8Oe5RUG6235xziKs+kGQ5k4Y2IQT0NT6ViCSed4CGpx9GkU/9 p+b1B2rtpp0LsQuKKumTxWQtdg15hcz4zPI42Otf+Zq5tUcBuVLUHuv/J7HCAqNSSQvk UjVn2DX5am8nrpHiCHU4SPeptYs3R1Y3V0nWji6GuJYQKios4PJW+c64+YDyql6QwdOm kogcF0mSeBMwGrMFfQaCDCaiWqBv1bjmw1XPMW30XpuuBxKvUrNBYhtRmpkg2RyLiYH7 uWWg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=cL9Qls0r; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t26si10208745oic.169.2020.02.20.05.15.52; Thu, 20 Feb 2020 05:16:05 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=cL9Qls0r; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728105AbgBTNPi (ORCPT + 99 others); Thu, 20 Feb 2020 08:15:38 -0500 Received: from mail-wm1-f68.google.com ([209.85.128.68]:50850 "EHLO mail-wm1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728051AbgBTNPi (ORCPT ); Thu, 20 Feb 2020 08:15:38 -0500 Received: by mail-wm1-f68.google.com with SMTP id a5so1961076wmb.0 for ; Thu, 20 Feb 2020 05:15:36 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id; bh=XbSocyvlHYbidOLh4UOVd5RVPSZd3HbLsAjRlUOFqzE=; b=cL9Qls0rrY+UzGeBw0dqcz5IcrwkrepfPyKpcfyhixITUM1d5/ShOLtYyv9e2ht9re vNF4EHS1lout8tWKpDNYeE1wRWJUB1sne2NqK/Fp8QN4MgqLCzv/LyFVKSl2MdP7TfsB jFYPfRkh6ytqAY8bNihNOxsftGETYTp9skzjC6gCf6wScN7+DVr3ntlwNTnbiS/vsVrq RW6sXB8KpGLV3EjfZJLIAAN+AZLCNu9ksf6Vt5nE4aSeDTxWlB0KqxTWvlA1uAqcXnQm 31OCyhy4DJ6uyFnqeGplku3fQIs7GQi4AbO0uQU83nieE6vYGS8SxvvzL18IuhEZ+PGC aTOQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=XbSocyvlHYbidOLh4UOVd5RVPSZd3HbLsAjRlUOFqzE=; b=UpfmAuV4Xwez6SLKDRBWmHg/BKAIE+gc8WvAcT7BeYfy+XYkBTC6LytxEpPUJup+0a hl82O2MyjG+6Q10iS9uzspjAOKaQijoCG2ji4s0LcOR99FDdsAhG68dBjviOnYQoiNqO 7o0JXRpNDdWqrqJ0N75GSl0QCnQcXWvVScncd8NjVgHMSjveTosm3wW25OMdzR9nPkWa Ca+k+T07U4ixeiKYJtoHDh37pz7FYTeQG5g9GXXCEQtGtc4DsOEqgvLbQFL3QuAP31nl oef4PSFpegm/DG+G2sXai/bL8tztb6ItOzKVDTFzOkG6I2ephtKh4+fg1ps4zM8S8QHL o5DQ== X-Gm-Message-State: APjAAAUyg24aqqnWAGyRcGxT3VkkgQKvR5cSa+wNR5dB4nbTU1HAXg/b UGD5wjRAP3tM4K3LYA3ykitmlg== X-Received: by 2002:a7b:c851:: with SMTP id c17mr4468157wml.71.1582204535329; Thu, 20 Feb 2020 05:15:35 -0800 (PST) Received: from nbelin-ThinkPad-T470p.baylibre.local (laubervilliers-658-1-213-31.w90-63.abo.wanadoo.fr. [90.63.244.31]) by smtp.gmail.com with ESMTPSA id d204sm4382774wmd.30.2020.02.20.05.15.34 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 20 Feb 2020 05:15:34 -0800 (PST) From: Nicolas Belin To: linus.walleij@linaro.org Cc: khilman@baylibre.com, linux-gpio@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-kernel@vger.kernel.org, Nicolas Belin Subject: [PATCH RESEND] pinctrl: meson-gxl: fix GPIOX sdio pins Date: Thu, 20 Feb 2020 14:15:12 +0100 Message-Id: <1582204512-7582-1-git-send-email-nbelin@baylibre.com> X-Mailer: git-send-email 2.7.4 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org In the gxl driver, the sdio cmd and clk pins are inverted. It has not caused any issue so far because devices using these pins always take both pins so the resulting configuration is OK. Fixes: 0f15f500ff2c ("pinctrl: meson: Add GXL pinctrl definitions") Reviewed-by: Jerome Brunet Signed-off-by: Nicolas Belin --- Hi Linus, Sorry for the the bad formatting of the first patch, this one should be fine. Thanks Nicolas drivers/pinctrl/meson/pinctrl-meson-gxl.c | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/drivers/pinctrl/meson/pinctrl-meson-gxl.c b/drivers/pinctrl/meson/pinctrl-meson-gxl.c index 1b6e8646700f..2ac921c83da9 100644 --- a/drivers/pinctrl/meson/pinctrl-meson-gxl.c +++ b/drivers/pinctrl/meson/pinctrl-meson-gxl.c @@ -147,8 +147,8 @@ static const unsigned int sdio_d0_pins[] = { GPIOX_0 }; static const unsigned int sdio_d1_pins[] = { GPIOX_1 }; static const unsigned int sdio_d2_pins[] = { GPIOX_2 }; static const unsigned int sdio_d3_pins[] = { GPIOX_3 }; -static const unsigned int sdio_cmd_pins[] = { GPIOX_4 }; -static const unsigned int sdio_clk_pins[] = { GPIOX_5 }; +static const unsigned int sdio_clk_pins[] = { GPIOX_4 }; +static const unsigned int sdio_cmd_pins[] = { GPIOX_5 }; static const unsigned int sdio_irq_pins[] = { GPIOX_7 }; static const unsigned int nand_ce0_pins[] = { BOOT_8 }; -- 2.7.4