Received: by 2002:a25:1506:0:0:0:0:0 with SMTP id 6csp1347293ybv; Thu, 20 Feb 2020 18:26:23 -0800 (PST) X-Google-Smtp-Source: APXvYqyYwQcJlJkZx+9tsHCPeAhiFj1NgUfJurKqkCHvYS6GkWC46d0r7SPxtDtp2SDQH7imPY4Q X-Received: by 2002:a05:6808:8d5:: with SMTP id k21mr132774oij.121.1582251983272; Thu, 20 Feb 2020 18:26:23 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1582251983; cv=none; d=google.com; s=arc-20160816; b=yIsrO0hMCnINNdZ9dwmQuhOxSS6f4AYnGS1nLTNdQ8c72kcKz0IGyMnlx4RDi72C8q d5r1PaLPbOhPBYFrjhflEBl4nSD/EAb6RMNJCWGCIOAPAC+1Xh33nEIOci1dlSWPRuBf 7d48QLW8ByCCAv+j8C0ohyVzJpSYKsAYBNVWZTbX4gdoFF/+BGEdXOpF7zexFeokYyxp rFEzImFHwEerSDTDOA6za54+5qo0quMs3CabehOlkl0ke1WSLm4FIof+VSffCrV6nm+3 onw0UJrDmgxJKuYSYezf5cFamS5+qkaBfqoUm57BJMS0S1JIhVW9lenUuh7xY2lWxS2L OktQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature:dkim-filter; bh=eqHny2FaqNErlaYN7wu9BhfmPoOAesBI8drGqqCcumU=; b=J4agEquD8V8zprAkXYjU32i3hURPShzr7VAR5XgTiuDLpBn3wEY8nTp2e/2hcfiBac mZKOMu2GIDIeaFYair602Qe2fp+p6XGEiD86Zy3J9bC2sVyedEkXZbfecp0jHbBwAkKI 3jcsoJOBTXxwJGJR97uQA4Aci/6uFLLXHRnICc89hZMQFOhd7mmScaGrKs2eiCifYT+N wki0XfhW2iDvaEbqgLq/9RrFNSFKb/SQ42pigQYWAv2V3x1adfudJ64zrSfwucHX3rHT j4seYob5GhpblH8gcXjToul2SjqMpCaOBTBO7nuWjVFD5qNJZ78qR/XesWWcIDgpvJtQ ubig== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nifty.com header.s=dec2015msa header.b=TKEJiQp0; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k2si91662oij.97.2020.02.20.18.26.10; Thu, 20 Feb 2020 18:26:23 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nifty.com header.s=dec2015msa header.b=TKEJiQp0; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729565AbgBUCZy (ORCPT + 99 others); Thu, 20 Feb 2020 21:25:54 -0500 Received: from conuserg-09.nifty.com ([210.131.2.76]:23423 "EHLO conuserg-09.nifty.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729222AbgBUCZy (ORCPT ); Thu, 20 Feb 2020 21:25:54 -0500 Received: from localhost.localdomain (p14092-ipngnfx01kyoto.kyoto.ocn.ne.jp [153.142.97.92]) (authenticated) by conuserg-09.nifty.com with ESMTP id 01L2P6P4019101; Fri, 21 Feb 2020 11:25:06 +0900 DKIM-Filter: OpenDKIM Filter v2.10.3 conuserg-09.nifty.com 01L2P6P4019101 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nifty.com; s=dec2015msa; t=1582251907; bh=eqHny2FaqNErlaYN7wu9BhfmPoOAesBI8drGqqCcumU=; h=From:To:Cc:Subject:Date:From; b=TKEJiQp0Jz01Hs5YJIVJSHWi8i8mxGOblcOKkYhYWSMLGCXwut6zT2hr3jJ2Fp6i9 MU9zGmCJfeoqjBdjtN29n5GrXRemKacIW/GjCDi208sSieuJfEcpm0/mh+2L71X2d0 F/DJFWnQgoiG9CsZx9jxtEZA+T1XErp7mr/pv8dFwdC72xQSstOM0BUexWRuzeDa5W hyeBhDa1Jg1v7q3hr9g06GjNUHfCSlfMd69A3axQUlNYnQDkxAiS9Ge07c/XtG4U0n MiA3MkaFIeogPLpbEzVwDyhSHvMpd0RdyQJgomUdgG4Ie4hgzIb0MOiZrZnovFVxma x00o7hYBKyPrw== X-Nifty-SrcIP: [153.142.97.92] From: Masahiro Yamada To: devicetree@vger.kernel.org, Rob Herring Cc: Frank Rowand , Masahiro Yamada , Mark Rutland , Vinod Koul , dmaengine@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH] dt-bindings: dma: Convert UniPhier MIO DMA controller to json-schema Date: Fri, 21 Feb 2020 11:25:04 +0900 Message-Id: <20200221022504.24104-1-yamada.masahiro@socionext.com> X-Mailer: git-send-email 2.17.1 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert the UniPhier MIO (Media I/O) DMA controller binding to DT schema format. Signed-off-by: Masahiro Yamada --- .../dma/socionext,uniphier-mio-dmac.yaml | 59 +++++++++++++++++++ .../bindings/dma/uniphier-mio-dmac.txt | 25 -------- 2 files changed, 59 insertions(+), 25 deletions(-) create mode 100644 Documentation/devicetree/bindings/dma/socionext,uniphier-mio-dmac.yaml delete mode 100644 Documentation/devicetree/bindings/dma/uniphier-mio-dmac.txt diff --git a/Documentation/devicetree/bindings/dma/socionext,uniphier-mio-dmac.yaml b/Documentation/devicetree/bindings/dma/socionext,uniphier-mio-dmac.yaml new file mode 100644 index 000000000000..817e5aec3b31 --- /dev/null +++ b/Documentation/devicetree/bindings/dma/socionext,uniphier-mio-dmac.yaml @@ -0,0 +1,59 @@ +# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/dma/socionext,uniphier-mio-dmac.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: UniPhier Media IO DMA controller + +description: | + This works as an external DMA engine for SD/eMMC controllers etc. + found in UniPhier LD4, Pro4, sLD8 SoCs. + +maintainers: + - Masahiro Yamada + +allOf: + - $ref: "dma-controller.yaml#" + +properties: + compatible: + const: socionext,uniphier-mio-dmac + + reg: + maxItems: 1 + + interrupts: + description: | + A list of interrupt specifiers associated with the DMA channels. + The number of interrupt lines is SoC-dependent. + + clocks: + maxItems: 1 + + '#dma-cells': + description: The single cell represents the channel index. + const: 1 + +required: + - compatible + - reg + - interrupts + - clocks + - '#dma-cells' + +additionalProperties: false + +examples: + - | + // In the example below, "interrupts = <0 68 4>, <0 68 4>, ..." is not a + // typo. The first two channels share a single interrupt line. + + dmac: dma-controller@5a000000 { + compatible = "socionext,uniphier-mio-dmac"; + reg = <0x5a000000 0x1000>; + interrupts = <0 68 4>, <0 68 4>, <0 69 4>, <0 70 4>, + <0 71 4>, <0 72 4>, <0 73 4>, <0 74 4>; + clocks = <&mio_clk 7>; + #dma-cells = <1>; + }; diff --git a/Documentation/devicetree/bindings/dma/uniphier-mio-dmac.txt b/Documentation/devicetree/bindings/dma/uniphier-mio-dmac.txt deleted file mode 100644 index b12388dc7eac..000000000000 --- a/Documentation/devicetree/bindings/dma/uniphier-mio-dmac.txt +++ /dev/null @@ -1,25 +0,0 @@ -UniPhier Media IO DMA controller - -This works as an external DMA engine for SD/eMMC controllers etc. -found in UniPhier LD4, Pro4, sLD8 SoCs. - -Required properties: -- compatible: should be "socionext,uniphier-mio-dmac". -- reg: offset and length of the register set for the device. -- interrupts: a list of interrupt specifiers associated with the DMA channels. -- clocks: a single clock specifier. -- #dma-cells: should be <1>. The single cell represents the channel index. - -Example: - dmac: dma-controller@5a000000 { - compatible = "socionext,uniphier-mio-dmac"; - reg = <0x5a000000 0x1000>; - interrupts = <0 68 4>, <0 68 4>, <0 69 4>, <0 70 4>, - <0 71 4>, <0 72 4>, <0 73 4>, <0 74 4>; - clocks = <&mio_clk 7>; - #dma-cells = <1>; - }; - -Note: -In the example above, "interrupts = <0 68 4>, <0 68 4>, ..." is not a typo. -The first two channels share a single interrupt line. -- 2.17.1