Received: by 2002:a25:1506:0:0:0:0:0 with SMTP id 6csp1469720ybv; Thu, 20 Feb 2020 21:13:41 -0800 (PST) X-Google-Smtp-Source: APXvYqzNdmannt3TJnFj0Oev8yQGANzASs/vdJD9cOciSeBXqDqC8q0NJLxE8DELNDLZpXSBvnMH X-Received: by 2002:a9d:6b91:: with SMTP id b17mr25180087otq.235.1582262021070; Thu, 20 Feb 2020 21:13:41 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1582262021; cv=none; d=google.com; s=arc-20160816; b=lOcEL5ATCDfvIHMeJk9COI90oAQkFllSfs5z19Op18WSMgpJQnHtdiJ81sRp64IuYV +TX9QhMwcCNX0//ojvyBbeWye0kmAwBa1RrVvGFskLvfy6RqBofZwyDPEG68Yf2NV/Dr xXSKyhHljOI+e4FE4pDDEruySNF9Q2b66au3QSrjUNyj4EUuDgHh6AZ1fIzcOOSqsbnA uAvLbU+HH494FuOHC+zJp3/Qeru/m+OuaqfhNoGkWHQIRmILhWwm5D0qyfoVEXhjGTew 12/GbfuDrJAmLZ7Bjzs01MYNGlSW/zqU0/X1RU/LsUMFo0bav3cNBzXSn4ygXKReJ52a WYgw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:date:subject:message-id:cc:to:from :dkim-signature; bh=9hY5nr5aKD6ePux8f5eCmQ1A1c7/zo1Ii7qCVn9Nmo8=; b=YfYwaVOW9Lp26rr7fQzafTrZimlnNXcGao50XCK9Ke0m1Gv11H3TaZzlCVWe3+k0rk g7z4jrB/KrCABnv0QeSEEGTryLhQoBC0GHsS8zdbahksDBOMrCPjWSsCdzrxY2IRB37Z FLtZTTDtCJ4D5hekEDwH0OsYTZibO+Pi+A7reqHtfmNXYqBkK4fI1lcC84/B+YHRV9U/ M51R0a4LLNwnU+KRyHbQImpuI/IWZAvqynUv06pY5L4J+N0/Uyf5O6U1HrMXXPHrLM90 NkiMG0Zx7qZku1eRkKKWFvbNdLpmqIM61pxrv7r4FqJ6oz4z+9s5Emtb0SDsLy39TTgH 7nnA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@flygoat.com header.s=mail header.b=HS9sQFOY; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=flygoat.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p11si944398ota.300.2020.02.20.21.13.29; Thu, 20 Feb 2020 21:13:41 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@flygoat.com header.s=mail header.b=HS9sQFOY; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=flygoat.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727464AbgBUFNL (ORCPT + 99 others); Fri, 21 Feb 2020 00:13:11 -0500 Received: from sender3-op-o12.zoho.com.cn ([124.251.121.243]:17828 "EHLO sender3-op-o12.zoho.com.cn" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725973AbgBUFNJ (ORCPT ); Fri, 21 Feb 2020 00:13:09 -0500 DKIM-Signature: v=1; a=rsa-sha256; q=dns/txt; c=relaxed/relaxed; t=1582261915; s=mail; d=flygoat.com; i=jiaxun.yang@flygoat.com; h=From:To:Cc:Message-ID:Subject:Date:In-Reply-To:References:MIME-Version:Content-Transfer-Encoding:Content-Type; bh=9hY5nr5aKD6ePux8f5eCmQ1A1c7/zo1Ii7qCVn9Nmo8=; b=HS9sQFOY61XM0syvafi9KPGeugCaXVi5vAlD5JlWFwt+Wz06dgM8VImH5tazyP/z gZsN1M/ar9xR9IjxkRAaOqcVsxEOtYq8qbxatMrZX0j9AaTbpy2OjFoPj/O+O0dOmbQ KzOtHkmsgr4CJrhu0ho9e0YT9G4IDtE4nJmcquak= Received: from localhost.localdomain (39.155.141.144 [39.155.141.144]) by mx.zoho.com.cn with SMTPS id 158226191243790.42881178101607; Fri, 21 Feb 2020 13:11:52 +0800 (CST) From: Jiaxun Yang To: linux-mips@vger.kernel.org Cc: Jiaxun Yang , Rob Herring , Thomas Gleixner , Jason Cooper , Marc Zyngier , Rob Herring , Mark Rutland , Ralf Baechle , Paul Burton , Huacai Chen , Greg Kroah-Hartman , Allison Randal , linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Message-ID: <20200221050942.507775-3-jiaxun.yang@flygoat.com> Subject: [PATCH v4 02/10] dt-bindings: interrupt-controller: Add Loongson LIOINTC Date: Fri, 21 Feb 2020 13:09:17 +0800 X-Mailer: git-send-email 2.25.1 In-Reply-To: <20200221050942.507775-1-jiaxun.yang@flygoat.com> References: <20200221050942.507775-1-jiaxun.yang@flygoat.com> MIME-Version: 1.0 Content-Transfer-Encoding: quoted-printable X-ZohoCNMailClient: External Content-Type: text/plain; charset=utf8 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Document Loongson I/O Interrupt controller. Signed-off-by: Jiaxun Yang Reviewed-by: Rob Herring --- .../loongson,liointc.yaml | 93 +++++++++++++++++++ 1 file changed, 93 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/= loongson,liointc.yaml diff --git a/Documentation/devicetree/bindings/interrupt-controller/loongso= n,liointc.yaml b/Documentation/devicetree/bindings/interrupt-controller/loo= ngson,liointc.yaml new file mode 100644 index 000000000000..70f5052c5cf5 --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/loongson,lioin= tc.yaml @@ -0,0 +1,93 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: "http://devicetree.org/schemas/interrupt-controller/loongson,liointc.= yaml#" +$schema: "http://devicetree.org/meta-schemas/core.yaml#" + +title: Loongson Local I/O Interrupt Controller + +maintainers: + - Jiaxun Yang + +description: | + This interrupt controller is found in the Loongson-3 family of chips as = the primary + package interrupt controller which can route local I/O interrupt to inte= rrupt lines + of cores. + +allOf: + - $ref: /schemas/interrupt-controller.yaml# + +properties: + compatible: + oneOf: + - const: loongson,liointc-1.0 + - const: loongson,liointc-1.0a + + reg: + maxItems: 1 + + interrupt-controller: true + + interrupts: + description: + Interrupt source of the CPU interrupts. + minItems: 1 + maxItems: 4 + + interrupt-names: + description: List of names for the parent interrupts. + items: + - const: int0 + - const: int1 + - const: int2 + - const: int3 + minItems: 1 + maxItems: 4 + + '#interrupt-cells': + const: 2 + + 'loongson,parent_int_map': + description: | + This property points how the children interupts will be mapped into = CPU + interrupt lines. Each cell refers to a parent interrupt line from 0 = to 3 + and each bit in the cell refers to a children interrupt fron 0 to 31= . + If a CPU interrupt line didn't connected with liointc, than keep it'= s + cell with zero. + allOf: + - $ref: /schemas/types.yaml#/definitions/uint32-array + - items: + minItems: 4 + maxItems: 4 + + +required: + - compatible + - reg + - interrupts + - interrupt-controller + - '#interrupt-cells' + - 'loongson,parent_int_map' + + +examples: + - | + iointc: interrupt-controller@3ff01400 { + compatible =3D "loongson,liointc-1.0"; + reg =3D <0x3ff01400 0x64>; + + interrupt-controller; + #interrupt-cells =3D <2>; + + interrupt-parent =3D <&cpuintc>; + interrupts =3D <2>, <3>; + interrupt-names =3D "int0", "int1"; + + loongson,parent_int_map =3D <0xf0ffffff>, /* int0 */ + <0x0f000000>, /* int1 */ + <0x00000000>, /* int2 */ + <0x00000000>; /* int3 */ + + }; + +... --=20 2.25.0