Received: by 2002:a25:1506:0:0:0:0:0 with SMTP id 6csp1842743ybv; Sun, 23 Feb 2020 16:43:18 -0800 (PST) X-Google-Smtp-Source: APXvYqxl6wMcjDI84In7UJWtk+160R+LM/PfOggADxiM6QKOt907k+RrG8xaB9ULTH4ov0+FHuVJ X-Received: by 2002:a05:6830:4c7:: with SMTP id s7mr37570743otd.359.1582504998226; Sun, 23 Feb 2020 16:43:18 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1582504998; cv=none; d=google.com; s=arc-20160816; b=mM0Ev7FJJkUcDa6JWAqhc7tiuxzzHJi0Mb8gIE7MWnZxfil5sCoDEYWFtNApNRRMZZ RSc0HgfTzBGm1K8wbTDjzh9i+Ixku1ohvhvHfReUVkUbjqhHFbXW6n6C4V9HHC03XAjx XFMFsrYvW0vj60FQEtsIfMV1WwfjAglHN2MMqhPlO9kKQqpOJDumHRmQjtjK2m9l34hy J5LvNnbrC/1a40B3wI+ZxBC+D6OrZKphpe7qkXo8a1d/T9jhveCqgtffabwaEsTSgn3a DssMEVhi42UV1C5BXyftfnapyjVBDj5UraR2lsgJg5e2JPeltXT4RbihuhUp7EbkTK+x SiwQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=eVG+ay+Q1PRWAktrh+vBZ7sALY6opLRq/BsignDbZS0=; b=0u5b9D2UY1SYIANued4lT6Kxya4/B51eGW5AdGiV7mk4gMMj9buebzWgAOmvYL2hd2 c2Aa56ajCEsJB82uoeD+lPTEAjRfcRslYf+nQWNBt8jPjU9WVw5GbrsPUBiwNGKShoH3 1O/iFqsa48KFsP3ZyzsA9r0TmgutxFihPjUdkwnM8Xf2YbRozGjZujaol2MjAOzx/MtQ uaIjmbYqGNMLaQSZjU5Uto7uANIVSEHXubiJuA0uRkaKJm2l3aEmyHCWjrUJ/WQb2yQ1 DHRvOT+PRWdcNhDidlHRgcfw8w93I6RySYENcgvbkLqdlUO7HU79fTyDsIvqm2/t4VAk OHjA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k205si4439028oib.64.2020.02.23.16.43.06; Sun, 23 Feb 2020 16:43:18 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727240AbgBXAm5 (ORCPT + 99 others); Sun, 23 Feb 2020 19:42:57 -0500 Received: from mga11.intel.com ([192.55.52.93]:23673 "EHLO mga11.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727151AbgBXAm5 (ORCPT ); Sun, 23 Feb 2020 19:42:57 -0500 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga001.fm.intel.com ([10.253.24.23]) by fmsmga102.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 23 Feb 2020 16:42:56 -0800 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.70,478,1574150400"; d="scan'208";a="349809816" Received: from hao-dev.bj.intel.com ([10.238.157.65]) by fmsmga001.fm.intel.com with ESMTP; 23 Feb 2020 16:42:54 -0800 From: Wu Hao To: mdf@kernel.org, will@kernel.org, mark.rutland@arm.com, gregkh@linuxfoundation.org, linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org Cc: linux-api@vger.kernel.org, atull@kernel.org, yilun.xu@intel.com, Wu Hao Subject: [PATCH v8 1/2] Documentation: fpga: dfl: add description for performance reporting support Date: Mon, 24 Feb 2020 08:21:46 +0800 Message-Id: <1582503707-10737-2-git-send-email-hao.wu@intel.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1582503707-10737-1-git-send-email-hao.wu@intel.com> References: <1582503707-10737-1-git-send-email-hao.wu@intel.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Xu Yilun This patch adds description for performance reporting support for Device Feature List (DFL) based FPGA. Signed-off-by: Xu Yilun Signed-off-by: Wu Hao --- v5: rebase due to format change (txt->rst). v8: rename pmu "fmeX" to "dfl-fmeX". update cpumask sysfs description. --- Documentation/fpga/dfl.rst | 84 ++++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 84 insertions(+) diff --git a/Documentation/fpga/dfl.rst b/Documentation/fpga/dfl.rst index 094fc8a..6ccaf77 100644 --- a/Documentation/fpga/dfl.rst +++ b/Documentation/fpga/dfl.rst @@ -118,6 +118,11 @@ More functions are exposed through sysfs management information (current temperature, thresholds, threshold status, etc.). + Performance reporting + performance counters are exposed through perf PMU APIs. Standard perf tool + can be used to monitor all available perf events. Please see performance + counter section below for more detailed information. + FIU - PORT ========== @@ -378,6 +383,85 @@ The device nodes used for ioctl() or mmap() can be referenced through:: /sys/class/fpga_region///dev +Performance Counters +==================== +Performance reporting is one private feature implemented in FME. It could +supports several independent, system-wide, device counter sets in hardware to +monitor and count for performance events, including "basic", "cache", "fabric", +"vtd" and "vtd_sip" counters. Users could use standard perf tool to monitor +FPGA cache hit/miss rate, transaction number, interface clock counter of AFU +and other FPGA performance events. + +Different FPGA devices may have different counter sets, it depends on hardware +implementation. e.g. some discrete FPGA cards don't have any cache. User could +use "perf list" to check which perf events are supported by target hardware. + +In order to allow user to use standard perf API to access these performance +counters, driver creates a perf PMU, and related sysfs interfaces in +/sys/bus/event_source/devices/dfl_fme* to describe available perf events and +configuration options. + +The "format" directory describes the format of the config field of struct +perf_event_attr. There are 3 bitfields for config, "evtype" defines which type +the perf event belongs to. "event" is the identity of the event within its +category. "portid" is introduced to decide counters set to monitor on FPGA +overall data or a specific port. + +The "events" directory describes the configuration templates for all available +events which can be used with perf tool directly. For example, fab_mmio_read +has the configuration "event=0x06,evtype=0x02,portid=0xff", which shows this +event belongs to fabric type (0x02), the local event id is 0x06 and it is for +overall monitoring (portid=0xff). + +Example usage of perf:: + + $# perf list |grep dfl_fme + + dfl_fme0/fab_mmio_read/ [Kernel PMU event] + <...> + dfl_fme0/fab_port_mmio_read,portid=?/ [Kernel PMU event] + <...> + + $# perf stat -a -e dfl_fme0/fab_mmio_read/ + or + $# perf stat -a -e dfl_fme0/event=0x06,evtype=0x02,portid=0xff/ + or + $# perf stat -a -e dfl_fme0/config=0xff2006/ + +Another example, fab_port_mmio_read monitors mmio read of a specific port. So +its configuration template is "event=0x06,evtype=0x01,portid=?". The portid +should be explicitly set. + +Its usage of perf:: + + $# perf stat -a -e dfl_fme0/fab_port_mmio_read,portid=0x0/ + or + $# perf stat -a -e dfl_fme0/event=0x06,evtype=0x02,portid=0x0/ + or + $# perf stat -a -e dfl_fme0/config=0x2006/ + +Please note for fabric counters, overall perf events (fab_*) and port perf +events (fab_port_*) actually share one set of counters in hardware, so it can't +monitor both at the same time. If this set of counters is configured to monitor +overall data, then per port perf data is not supported. See below example:: + + $# perf stat -e dfl_fme0/fab_mmio_read/,dfl_fme0/fab_port_mmio_write,\ + portid=0/ sleep 1 + + Performance counter stats for 'system wide': + + 3 dfl_fme0/fab_mmio_read/ + dfl_fme0/fab_port_mmio_write,portid=0x0/ + + 1.001750904 seconds time elapsed + +The driver also provides a "cpumask" sysfs attribute, which contains only one +cpu id used to access these perf events. Counting on multiple CPUs is not +allowed since they are system-wide counters on FPGA device. + +The current driver does not support sampling. So "perf record" is unsupported. + + Add new FIUs support ==================== It's possible that developers made some new function blocks (FIUs) under this -- 1.8.3.1