Received: by 2002:a25:1506:0:0:0:0:0 with SMTP id 6csp2305912ybv; Mon, 24 Feb 2020 03:00:56 -0800 (PST) X-Google-Smtp-Source: APXvYqxaaISFDko+1gHeTNHQqo9JQmnd2ilBi64FC+QCLCPd52QH8GLBhZ22nWjTcDq5bCuLPzrb X-Received: by 2002:a05:6830:1d59:: with SMTP id p25mr40638166oth.308.1582542055913; Mon, 24 Feb 2020 03:00:55 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1582542055; cv=none; d=google.com; s=arc-20160816; b=FoUzj7f7bh/Ji2lXQj0v0bee5JTs1SSK+ZNxuFmtVfImDsNPJ2ZKPXRNpzv1Rt6Rfb tF50u/dUfsFnBcI9GBgVakxw9JzmRuRIe/X4f7NqdvKAUFIyS4tWlS0+FNT4PD7RGLl2 4Nu0PS85P4xqznl5mi8UGI21I6Isat0LLg/ZYU+kPtToYzNYe3i13bISEWF5TIJ6QtjJ tM2r7OWHQk6Dyncx4l3434+lKFbL37XodiyDIE8MBsxGTtYgvMUZcRbMMsonA+3q0X34 uRD2IBjDqNk4i4AF7QVJDg5izgUcsETsRJD2Swp6AxCTZiAjMfoQb0BZeL7h9Ab7URlP wfnA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature:dkim-signature; bh=6ks5PrS3oCrxl+JG6PDdMPRI6wj8YDA6wVKNfQP9BCk=; b=f4CbgOsO/kBa5qXkBY0Y4YcoEbUz7eehpySWfI6i9n999r7nG/oM5iglNMbv0/bVHo 34f+wNxQmCYMpgOjToZT0fn4Wp9A78kkeiJGX82zJ1xoJmJQ8oqIARuH5+cBOZCblemF 7sPRATpgZgdltULMniy+d6dB26WiiCPQWtV//Ax9TpOM33BH3oWZO3ibx3qcou5FT5f0 yUSY36Jx88P4B6KjYTlCGNrCiuDf+nMW+NqW/lKuWSzKgNjIrr1aJLzTvYVhZEN7V7YV efJ8hhEEv/dNI2p2J1tjJ2xB/C4RZGFaJfLFZHI60QwanG10q10OSkl/vkSbmUR1qA9W BA+g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@cerno.tech header.s=fm2 header.b=kK3TH6rt; dkim=pass header.i=@messagingengine.com header.s=fm2 header.b=B0AjRA2L; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=cerno.tech Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k20si5103112oiw.273.2020.02.24.03.00.41; Mon, 24 Feb 2020 03:00:55 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@cerno.tech header.s=fm2 header.b=kK3TH6rt; dkim=pass header.i=@messagingengine.com header.s=fm2 header.b=B0AjRA2L; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=cerno.tech Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727229AbgBXLAc (ORCPT + 99 others); Mon, 24 Feb 2020 06:00:32 -0500 Received: from new1-smtp.messagingengine.com ([66.111.4.221]:41989 "EHLO new1-smtp.messagingengine.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726509AbgBXLAc (ORCPT ); Mon, 24 Feb 2020 06:00:32 -0500 Received: from compute3.internal (compute3.nyi.internal [10.202.2.43]) by mailnew.nyi.internal (Postfix) with ESMTP id 72CC8700C; Mon, 24 Feb 2020 06:00:30 -0500 (EST) Received: from mailfrontend1 ([10.202.2.162]) by compute3.internal (MEProxy); Mon, 24 Feb 2020 06:00:30 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cerno.tech; h= date:from:to:cc:subject:message-id:references:mime-version :content-type:in-reply-to; s=fm2; bh=6ks5PrS3oCrxl+JG6PDdMPRI6wj 8YDA6wVKNfQP9BCk=; b=kK3TH6rtGuokRs+ChsxsFv/4v5lIvJpZToAJJQYoQQm tspXsnOyQGEAhAqojsdNgIFqaWklIPSI/WJqy+xqIuuadewWI2/Ux17TSvJVcG4N Jtq5HFpknOKWXz8ejEGto2b7YkJzHitbOzdU9qdCvbCluQflDlOw0iT73i+9+UkP S0bi+6wNmfENbDpSRh/y6YfZqYmc9Rgh2iNUeOi4vPJ3hX1Z7mO76e7+ssMqKqAp PNmWS1KxHw91P/7jLG3rr80H7uXUGpG2qf9Vgj0bSoEUrTsHldV6xHHYz/VpVnEv dF8+HNEDdbbfLjloEqdhuK5gA7aSitN/A90pu5YXZcA== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:content-type:date:from:in-reply-to :message-id:mime-version:references:subject:to:x-me-proxy :x-me-proxy:x-me-sender:x-me-sender:x-sasl-enc; s=fm2; bh=6ks5Pr S3oCrxl+JG6PDdMPRI6wj8YDA6wVKNfQP9BCk=; b=B0AjRA2LvX3wO6Cpby/rvb GGojYQsUwO5NJQUbzY1OGAOPg3k436U90LN/GfmUu1mvC6F5SfdsKDjczBds/rTG WmtVqZbpWazKEgJJFUImI8LZQ4Vqv64XMTMlhclm8v6RMups+fxuCM+2PUUQmUwf 0u0cWpHTKzKacvaEE8SV0C+5zrL/r4imMSMtLoQ4NMqRQlm/cIEP0RJfLnqXdQOL tVSI89af70yeKHqpWH63S3hGFp7WO+m7L3Svy6Y/S3tbcqvsl0Y0uaKn6nPOIzt+ DaTavwXjzOZsrfVFMccfGb+ZdHE1MzScRV+dSPX2PIwR/R/alADnJTf1RPD5pHKQ == X-ME-Sender: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgedugedrledtgddvfecutefuodetggdotefrodftvf curfhrohhfihhlvgemucfhrghsthforghilhdpqfgfvfdpuffrtefokffrpgfnqfghnecu uegrihhlohhuthemuceftddtnecusecvtfgvtghiphhivghnthhsucdlqddutddtmdenfg hrlhcuvffnffculddutddmnecujfgurhepfffhvffukfhfgggtuggjsehgtderredttddv necuhfhrohhmpeforgigihhmvgcutfhiphgrrhguuceomhgrgihimhgvsegtvghrnhhord htvggthheqnecukfhppeeltddrkeelrdeikedrjeeinecuvehluhhsthgvrhfuihiivgep tdenucfrrghrrghmpehmrghilhhfrhhomhepmhgrgihimhgvsegtvghrnhhordhtvggthh X-ME-Proxy: Received: from localhost (lfbn-tou-1-1502-76.w90-89.abo.wanadoo.fr [90.89.68.76]) by mail.messagingengine.com (Postfix) with ESMTPA id 0C842328005D; Mon, 24 Feb 2020 06:00:28 -0500 (EST) Date: Mon, 24 Feb 2020 12:00:27 +0100 From: Maxime Ripard To: Ondrej Jirman Cc: linux-sunxi@googlegroups.com, Rob Herring , Chen-Yu Tsai , Mark Rutland , Corentin Labbe , Georgii Staroselskii , Samuel Holland , Martijn Braam , Luca Weiss , Bhushan Shah , Icenowy Zheng , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH 3/3] arm64: dts: allwinner: Add initial support for Pine64 PinePhone Message-ID: <20200224110027.ry3v7ms76hwbdn22@gilmour.lan> References: <20200223172916.843379-1-megous@megous.com> <20200223172916.843379-4-megous@megous.com> MIME-Version: 1.0 Content-Type: multipart/signed; micalg=pgp-sha256; protocol="application/pgp-signature"; boundary="uymrrh6prr5faoxw" Content-Disposition: inline In-Reply-To: <20200223172916.843379-4-megous@megous.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org --uymrrh6prr5faoxw Content-Type: text/plain; charset=us-ascii Content-Disposition: inline Hi, On Sun, Feb 23, 2020 at 06:29:16PM +0100, Ondrej Jirman wrote: > At them moment PinePhone comes in two slightly incompatible variants: > > - 1.0: Early Developer Batch > - 1.1: Braveheart Batch > > There will be at least one more incompatible variant in the very near > future, so let's start by sharing the dtsi among multiple variants, > right away, even though the HW description doesn't yet include the > different bits. > > This is a basic DT that includes only features that are already > supported by mainline drivers. What are those incompatibilities? It's not really obvious from your patch. > Co-developed-by: Samuel Holland > Signed-off-by: Samuel Holland > Co-developed-by: Martijn Braam > Signed-off-by: Martijn Braam > Co-developed-by: Luca Weiss > Signed-off-by: Luca Weiss > Signed-off-by: Bhushan Shah > Signed-off-by: Icenowy Zheng > Signed-off-by: Ondrej Jirman > --- > arch/arm64/boot/dts/allwinner/Makefile | 2 + > .../allwinner/sun50i-a64-pinephone-1.0.dts | 11 + > .../allwinner/sun50i-a64-pinephone-1.1.dts | 11 + > .../dts/allwinner/sun50i-a64-pinephone.dtsi | 385 ++++++++++++++++++ > 4 files changed, 409 insertions(+) > create mode 100644 arch/arm64/boot/dts/allwinner/sun50i-a64-pinephone-1.0.dts > create mode 100644 arch/arm64/boot/dts/allwinner/sun50i-a64-pinephone-1.1.dts > create mode 100644 arch/arm64/boot/dts/allwinner/sun50i-a64-pinephone.dtsi > > diff --git a/arch/arm64/boot/dts/allwinner/Makefile b/arch/arm64/boot/dts/allwinner/Makefile > index cf4f78617c3f3..79ca263672c38 100644 > --- a/arch/arm64/boot/dts/allwinner/Makefile > +++ b/arch/arm64/boot/dts/allwinner/Makefile > @@ -9,6 +9,8 @@ dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a64-orangepi-win.dtb > dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a64-pine64-lts.dtb > dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a64-pine64-plus.dtb sun50i-a64-pine64.dtb > dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a64-pinebook.dtb > +dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a64-pinephone-1.0.dtb > +dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a64-pinephone-1.1.dtb > dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a64-sopine-baseboard.dtb > dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a64-teres-i.dtb > dtb-$(CONFIG_ARCH_SUNXI) += sun50i-h5-bananapi-m2-plus.dtb > diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a64-pinephone-1.0.dts b/arch/arm64/boot/dts/allwinner/sun50i-a64-pinephone-1.0.dts > new file mode 100644 > index 0000000000000..0c42272106afa > --- /dev/null > +++ b/arch/arm64/boot/dts/allwinner/sun50i-a64-pinephone-1.0.dts > @@ -0,0 +1,11 @@ > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > +// Copyright (C) 2020 Ondrej Jirman Given the list of authors, surely you're not the sole copyright owner here? > +/dts-v1/; > + > +#include "sun50i-a64-pinephone.dtsi" > + > +/ { > + model = "Pine64 PinePhone Developer Batch (1.0)"; > + compatible = "pine64,pinephone-1.0", "allwinner,sun50i-a64"; > +}; > diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a64-pinephone-1.1.dts b/arch/arm64/boot/dts/allwinner/sun50i-a64-pinephone-1.1.dts > new file mode 100644 > index 0000000000000..06a775c41664b > --- /dev/null > +++ b/arch/arm64/boot/dts/allwinner/sun50i-a64-pinephone-1.1.dts > @@ -0,0 +1,11 @@ > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > +// Copyright (C) 2020 Ondrej Jirman > + > +/dts-v1/; > + > +#include "sun50i-a64-pinephone.dtsi" > + > +/ { > + model = "Pine64 PinePhone Braveheart (1.1)"; > + compatible = "pine64,pinephone-1.1", "allwinner,sun50i-a64"; > +}; > diff --git a/arch/arm64/boot/dts/allwinner/sun50i-a64-pinephone.dtsi b/arch/arm64/boot/dts/allwinner/sun50i-a64-pinephone.dtsi > new file mode 100644 > index 0000000000000..d0cf21d82c9e9 > --- /dev/null > +++ b/arch/arm64/boot/dts/allwinner/sun50i-a64-pinephone.dtsi > @@ -0,0 +1,385 @@ > +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) > +// Copyright (C) 2019 Icenowy Zheng > +// Copyright (C) 2020 Ondrej Jirman > + > +#include "sun50i-a64.dtsi" > +#include "sun50i-a64-cpu-opp.dtsi" > + > +#include > +#include > +#include > +#include > + > +/ { > + aliases { > + serial0 = &uart0; > + }; > + > + chosen { > + stdout-path = "serial0:115200n8"; > + }; > + > + leds { > + compatible = "gpio-leds"; > + > + blue { > + function = LED_FUNCTION_INDICATOR; > + function-enumerator = <1>; > + color = ; > + gpios = <&pio 3 20 GPIO_ACTIVE_HIGH>; /* PD20 */ > + }; > + > + green { > + function = LED_FUNCTION_INDICATOR; > + function-enumerator = <2>; > + color = ; > + gpios = <&pio 3 18 GPIO_ACTIVE_HIGH>; /* PD18 */ > + }; > + > + red { > + function = LED_FUNCTION_INDICATOR; > + function-enumerator = <3>; > + color = ; > + gpios = <&pio 3 19 GPIO_ACTIVE_HIGH>; /* PD19 */ > + }; > + }; LEDs should be named using the $color:$board:$usage pattern > + > + speaker_amp: audio-amplifier { > + compatible = "simple-audio-amplifier"; > + enable-gpios = <&pio 2 7 GPIO_ACTIVE_HIGH>; /* PC7 */ > + sound-name-prefix = "Speaker Amp"; > + }; > + > + vibrator { > + compatible = "gpio-vibrator"; > + enable-gpios = <&pio 3 2 GPIO_ACTIVE_HIGH>; /* PD2 */ > + vcc-supply = <®_dcdc1>; > + }; > +}; > + > +&codec { > + status = "okay"; > +}; > + > +&codec_analog { > + cpvdd-supply = <®_eldo1>; > + status = "okay"; > +}; > + > +&cpu0 { > + cpu-supply = <®_dcdc2>; > +}; > + > +&cpu1 { > + cpu-supply = <®_dcdc2>; > +}; > + > +&cpu2 { > + cpu-supply = <®_dcdc2>; > +}; > + > +&cpu3 { > + cpu-supply = <®_dcdc2>; > +}; > + > +&dai { > + status = "okay"; > +}; > + > +&ehci0 { > + status = "okay"; > +}; > + > +&ehci1 { > + status = "okay"; > +}; > + > +&i2c1 { > + pinctrl-names = "default"; > + pinctrl-0 = <&i2c1_pins>; That's the default > + status = "okay"; > + > + /* Magnetometer */ > + lis3mdl@1e { > + compatible = "st,lis3mdl-magn"; > + reg = <0x1e>; > + vdd-supply = <®_dldo1>; > + vddio-supply = <®_dldo1>; > + }; > + > + /* Accelerometer/gyroscope */ > + mpu6050@68 { > + compatible = "invensense,mpu6050"; > + reg = <0x68>; > + interrupt-parent = <&pio>; > + interrupts = <7 5 IRQ_TYPE_EDGE_RISING>; /* PH5 */ > + vdd-supply = <®_dldo1>; > + vddio-supply = <®_dldo1>; > + }; > +}; > + > +/* Connected to pogo pins */ > +&i2c2 { > + pinctrl-names = "default"; > + pinctrl-0 = <&i2c2_pins>; That's the default as well > + status = "okay"; > +}; And I'm not sure what the pogo pins are? > + > +&lradc { > + vref-supply = <®_aldo3>; > + status = "okay"; > + > + button-200 { > + label = "Volume Up"; > + linux,code = ; > + channel = <0>; > + voltage = <200000>; > + }; > + > + button-400 { > + label = "Volume Down"; > + linux,code = ; > + channel = <0>; > + voltage = <400000>; > + }; > +}; > + > +&mmc0 { > + pinctrl-names = "default"; > + pinctrl-0 = <&mmc0_pins>; That's the default > + vmmc-supply = <®_dcdc1>; > + vqmmc-supply = <®_dcdc1>; > + cd-gpios = <&pio 5 6 GPIO_ACTIVE_LOW>; /* PF6 */ > + disable-wp; > + bus-width = <4>; > + status = "okay"; > +}; > + > +&mmc2 { > + pinctrl-names = "default"; > + pinctrl-0 = <&mmc2_pins>; Ditto > + vmmc-supply = <®_dcdc1>; > + vqmmc-supply = <®_dcdc1>; > + bus-width = <8>; > + non-removable; > + cap-mmc-hw-reset; > + status = "okay"; > +}; > + > +&ohci0 { > + status = "okay"; > +}; > + > +&ohci1 { > + status = "okay"; > +}; > + > +&pio { > + vcc-pb-supply = <®_dcdc1>; > + vcc-pc-supply = <®_dcdc1>; > + vcc-pd-supply = <®_dcdc1>; > + vcc-pe-supply = <®_aldo1>; > + vcc-pf-supply = <®_dcdc1>; > + vcc-pg-supply = <®_dldo4>; > + vcc-ph-supply = <®_dcdc1>; > +}; > + > +&r_pio { > + /* > + * FIXME: We can't add that supply for now since it would > + * create a circular dependency between pinctrl, the regulator > + * and the RSB Bus. > + * > + * vcc-pl-supply = <®_aldo2>; > + */ > +}; > + > +&r_rsb { > + status = "okay"; > + > + axp803: pmic@3a3 { > + compatible = "x-powers,axp803"; > + reg = <0x3a3>; > + interrupt-parent = <&r_intc>; > + interrupts = <0 IRQ_TYPE_LEVEL_LOW>; > + }; > +}; > + > +#include "axp803.dtsi" > + > +&ac_power_supply { > + status = "okay"; > +}; > + > +&battery_power_supply { > + status = "okay"; > +}; > + > +®_aldo1 { > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + regulator-name = "dovdd-csi"; > +}; > + > +®_aldo2 { > + regulator-always-on; > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + regulator-name = "vcc-pl"; > +}; > + > +®_aldo3 { > + regulator-always-on; > + regulator-min-microvolt = <2700000>; > + regulator-max-microvolt = <3300000>; > + regulator-name = "vcc-pll-avcc"; > +}; > + > +®_dcdc1 { > + regulator-always-on; > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + regulator-name = "vcc-3v3"; > +}; > + > +®_dcdc2 { > + regulator-always-on; > + regulator-min-microvolt = <1000000>; > + regulator-max-microvolt = <1300000>; > + regulator-name = "vdd-cpux"; > +}; > + > +/* DCDC3 is polyphased with DCDC2 */ > + > +®_dcdc5 { > + regulator-always-on; > + regulator-min-microvolt = <1200000>; > + regulator-max-microvolt = <1200000>; > + regulator-name = "vcc-dram"; > +}; > + > +®_dcdc6 { > + regulator-always-on; > + regulator-min-microvolt = <1100000>; > + regulator-max-microvolt = <1100000>; > + regulator-name = "vdd-sys"; > +}; > + > +®_dldo1 { > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + regulator-name = "vcc-dsi-sensor"; > +}; > + > +®_dldo2 { > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + regulator-name = "vcc-mipi-io"; > +}; > + > +®_dldo3 { > + regulator-min-microvolt = <2800000>; > + regulator-max-microvolt = <2800000>; > + regulator-name = "avdd-csi"; > +}; > + > +®_dldo4 { > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <3300000>; > + regulator-name = "vcc-wifi-io"; > +}; > + > +®_eldo1 { > + regulator-always-on; > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + regulator-name = "vcc-lpddr"; > +}; > + > +®_eldo3 { > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + regulator-name = "dvdd-1v8-csi"; > +}; > + > +®_fldo1 { > + regulator-min-microvolt = <1200000>; > + regulator-max-microvolt = <1200000>; > + regulator-name = "vcc-1v2-hsic"; > +}; > + > +®_fldo2 { > + regulator-always-on; > + regulator-min-microvolt = <1100000>; > + regulator-max-microvolt = <1100000>; > + regulator-name = "vdd-cpus"; > +}; > + > +®_ldo_io0 { > + regulator-min-microvolt = <3300000>; > + regulator-max-microvolt = <3300000>; > + regulator-name = "vcc-lcd-ctp-stk"; > + status = "okay"; > +}; > + > +®_ldo_io1 { > + regulator-min-microvolt = <1800000>; > + regulator-max-microvolt = <1800000>; > + regulator-name = "vcc-1v8-typec"; > + status = "okay"; > +}; > + > +®_rtc_ldo { > + regulator-name = "vcc-rtc"; > +}; > + > +&sound { > + status = "okay"; > + simple-audio-card,aux-devs = <&codec_analog>, <&speaker_amp>; > + simple-audio-card,widgets = "Microphone", "Headset Microphone", > + "Microphone", "Internal Microphone", > + "Headphone", "Headphone Jack", > + "Speaker", "Internal Earpiece", > + "Speaker", "Internal Speaker"; > + simple-audio-card,routing = > + "Headphone Jack", "HP", > + "Internal Earpiece", "EARPIECE", > + "Internal Speaker", "Speaker Amp OUTL", > + "Internal Speaker", "Speaker Amp OUTR", > + "Speaker Amp INL", "LINEOUT", > + "Speaker Amp INR", "LINEOUT", > + "Left DAC", "AIF1 Slot 0 Left", > + "Right DAC", "AIF1 Slot 0 Right", > + "AIF1 Slot 0 Left ADC", "Left ADC", > + "AIF1 Slot 0 Right ADC", "Right ADC", > + "Internal Microphone", "MBIAS", > + "MIC1", "Internal Microphone", > + "Headset Microphone", "HBIAS", > + "MIC2", "Headset Microphone"; > +}; > + > +&uart0 { > + pinctrl-names = "default"; > + pinctrl-0 = <&uart0_pb_pins>; > + status = "okay"; > +}; > + > +/* Connected to the modem */ > +&uart3 { > + pinctrl-names = "default"; > + pinctrl-0 = <&uart3_pins>; That's the default too, and I guess you'd need hardware flow control here? > + status = "okay"; > +}; > + > +&usb_otg { > + dr_mode = "peripheral"; > + status = "okay"; > +}; > + > +&usb_power_supply { > + status = "okay"; > +}; > + > +&usbphy { > + status = "okay"; > +}; > -- > 2.25.1 > Looks good otherwise, thanks! Maxime --uymrrh6prr5faoxw Content-Type: application/pgp-signature; name="signature.asc" -----BEGIN PGP SIGNATURE----- iHUEABYIAB0WIQRcEzekXsqa64kGDp7j7w1vZxhRxQUCXlOsywAKCRDj7w1vZxhR xSU/AP9+Lt0tBM8l+5ZIh1vMifmm3bDSpP8AYj5WsE/e1in7GAEAwOQ8YQ8L30Y6 0nxnNMIryYRNH8tw4bYXUmHK3q3IQQc= =lQ5J -----END PGP SIGNATURE----- --uymrrh6prr5faoxw--