Received: by 2002:a25:1506:0:0:0:0:0 with SMTP id 6csp3415739ybv; Tue, 25 Feb 2020 00:53:07 -0800 (PST) X-Google-Smtp-Source: APXvYqyGRz4MH2+yqIMR+6hn1Ovlnzsv6H+C0mlcyyeyRqyGm/q02rrhGy2wjMnr6gv+7db8nBGp X-Received: by 2002:a05:6830:22d8:: with SMTP id q24mr29475187otc.0.1582620786889; Tue, 25 Feb 2020 00:53:06 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1582620786; cv=none; d=google.com; s=arc-20160816; b=MkmSQe3r/3MgOeJgRUg3ZkrbVLZGHsyXgaXNraf5wngszy0k9CpyukrUKpHmXulhuC gxW0O+JLLpUx91/A1CIBOnuXQ8kPIg5MRUakM3bzWlWNsSjexjY3LrT2n7fWV9HdPhS8 AThweoq4hW5bNB4y57rbLblOfj1m/l5452Mpq33h7RgTSXQgG4YK9gdZkF8PVpyOL9XM yKSt7iO2rCnamfGfAZUq8m84xuwTiHF0VX68/CcuHl6q77KI7QBU/kMws5VO91ilJVC1 5FwRshZazpCUIUqFdAUopEoCcKxsGFn9r3w1pc03gWFGXNQrPpEdr5QKdrZ+qDuyfmI7 wkMA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-transfer-encoding:content-disposition:mime-version :references:message-id:subject:cc:to:from:date; bh=GBNIQuChQ2Xv32Eyr3EW7+9dpyP/I8icZmm2qoBHaLM=; b=WROJUgrmE5/IjlCTmsLgD2pNePy9MaP0IXiRDljFLvbgMcGhvHvE3xPj1OGFB+/X5S UBQrQT/bSDRYXixzjMon9hbbtI1+MHhHh4xfHsRZYTWnGahttJbI/mmpEw6u1Sltwn5Q VK3LPk0MzYVIV6aibodAMTFvSc0e0yAr1gQc5hJmUxF06kRvnDKPbud2gd6fWAZ2OKZD Z9mfWvGfps9JgzhaNZIZYjDcPnX2iW8MPXUAEpYnjK/y4HZaXBi/0oaogqj6dw9LRFQj sTAi2r1d3MTK/CHvG/zQaBG54A/dpDg4VIr6ZeTiyRrz03v/DJcwi8nJFPxJmAYiePV2 Qsxw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m19si6638082oig.91.2020.02.25.00.52.55; Tue, 25 Feb 2020 00:53:06 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729824AbgBYIiu (ORCPT + 99 others); Tue, 25 Feb 2020 03:38:50 -0500 Received: from metis.ext.pengutronix.de ([85.220.165.71]:60959 "EHLO metis.ext.pengutronix.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725783AbgBYIiu (ORCPT ); Tue, 25 Feb 2020 03:38:50 -0500 Received: from pty.hi.pengutronix.de ([2001:67c:670:100:1d::c5]) by metis.ext.pengutronix.de with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1j6Vjs-0003He-0o; Tue, 25 Feb 2020 09:38:48 +0100 Received: from ukl by pty.hi.pengutronix.de with local (Exim 4.89) (envelope-from ) id 1j6Vjq-00021D-FT; Tue, 25 Feb 2020 09:38:46 +0100 Date: Tue, 25 Feb 2020 09:38:46 +0100 From: Uwe =?iso-8859-1?Q?Kleine-K=F6nig?= To: Lokesh Vutla Cc: Thierry Reding , Tony Lindgren , Linux OMAP Mailing List , linux-kernel@vger.kernel.org, linux-pwm@vger.kernel.org, Sekhar Nori , kernel@pengutronix.de Subject: Re: [PATCH 3/4] pwm: omap-dmtimer: Do not disable pwm before changing period/duty_cycle Message-ID: <20200225083846.4l4tnbjcpm6uggtl@pengutronix.de> References: <20200224052135.17278-1-lokeshvutla@ti.com> <20200224052135.17278-4-lokeshvutla@ti.com> <20200224085531.zab5ewr2nfi2shem@pengutronix.de> <4aedb6d4-1823-ab46-b7e6-cc0b30f7747d@ti.com> <20200225064833.kmvaplfqqf53s3iy@pengutronix.de> <8e22912c-a65f-9efe-27e7-555cd144776f@ti.com> MIME-Version: 1.0 Content-Type: text/plain; charset=iso-8859-1 Content-Disposition: inline Content-Transfer-Encoding: 8bit In-Reply-To: <8e22912c-a65f-9efe-27e7-555cd144776f@ti.com> User-Agent: NeoMutt/20170113 (1.7.2) X-SA-Exim-Connect-IP: 2001:67c:670:100:1d::c5 X-SA-Exim-Mail-From: ukl@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: linux-kernel@vger.kernel.org Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hello Lokesh, On Tue, Feb 25, 2020 at 01:29:57PM +0530, Lokesh Vutla wrote: > On 25/02/20 12:18 PM, Uwe Kleine-K?nig wrote: > > On Tue, Feb 25, 2020 at 10:32:42AM +0530, Lokesh Vutla wrote: > >> On 24/02/20 2:25 PM, Uwe Kleine-K?nig wrote: > >>> On Mon, Feb 24, 2020 at 10:51:34AM +0530, Lokesh Vutla wrote: > >>>> omap->pdata->set_load(omap->dm_timer, true, load_value); > >>>> omap->pdata->set_match(omap->dm_timer, true, match_value); > >>> > >>> (Without having looked into the depths of the driver I assume > >>> .set_load() sets the period of the PWM and .set_match() the duty cycle.) > >> > >> Right. > >> > >>> > >>> What happens on a running PWM if you change the period? Consider you > >>> change from duty_cycle = 1000, period = 5000 to duty_cycle = 4000, > >>> period = 10000. As you set the period first, can it happen the hardware > >>> produces a cycle with duty_cycle = 1000, period = 10000? > >> > >> No. So, the current cycle is un affected with duty_cycle = 1000 and period = > >> 5000. Starting from next cycle new settings gets reflected with duty_cycle = > >> 4000 and period = 10000. > > > > Is the reference manual for this hardware publically available? > > AM335x TRM [0] Section 20.1.3.5 Pulse-Width Modulation (Page 4445). > > [0] http://www.ti.com/lit/ug/spruh73q/spruh73q.pdf Great. This is BTW an opportunity to increase your patch count: Create a patch that adds a reference to this document at the top of the driver. > > So the .set_load callback just writes a shadow register and .set_match > > latches it into hardware atomically with its own register changes? A > > comment in the source code about this would be good. Also if .set_load > > doesn't work without .set_match I wonder if it is sane to put their > > logic in two different functions. > > Just to give a little bit of background: Thanks, very appreciated. > - The omap timer is an upward counter that can be started and stopped at any time. > - Once the timer counter overflows, it gets loaded with a predefined load > value.(Or can be configured to not re load at all). > - Timer has a configurable output pin which can be toggled in the following two > cases: > - When the counter overflows > - When the counter matches with a predefined register(match register). > > Using this o/p pin the driver tries to generate a PWM with period = (OVERFLOW - > LOAD_VALUE) and duty_cycle = (MATCH_VALUE - LOAD_VALUE). > > .set_load will configure the load value .set_match will configure the match > value. The configured values gets effected only in the next cycle of PWM. Ah, so back to my original question: If you change from duty_cycle/period = 1000/5000 to duty_cycle/period = 4000/10000 and after you set the period but before you set the duty_cycle a period happens to end, you get indeed a cycle with mixed settings, right? Best regards Uwe -- Pengutronix e.K. | Uwe Kleine-K?nig | Industrial Linux Solutions | https://www.pengutronix.de/ |