Received: by 2002:a25:1506:0:0:0:0:0 with SMTP id 6csp4850288ybv; Wed, 26 Feb 2020 04:10:44 -0800 (PST) X-Google-Smtp-Source: APXvYqy6fP+Zqte6WmSxAeTogSMOL+olj8zMFm8rjiCr1k8vNwmQ8kEVoBwiKLkFhX8bJt5R9BOl X-Received: by 2002:aca:1c01:: with SMTP id c1mr2827048oic.18.1582719044672; Wed, 26 Feb 2020 04:10:44 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1582719044; cv=none; d=google.com; s=arc-20160816; b=f49mlYRo3nFQiLMIK41/7cwIobpq1yBWaA3NFEbw7HA7F+6OFBNUDTjprOPAg1tI4o tLWBQ/BfD5ezc7oF9Fcr5QhNNvAnjCRJ5KqsGpsYR+UBK9Vz+yyFNFb1OGTO0mLGoN1d LBOQYDhnkDrJhDzRou9mgjjCTDZlO4P3+5hIezkEbYzSy9/Rl7OexHHdTVEwTTLtvMl+ JKqCs33DoO6VOY813JTlCfUoC5BnFO3viNmAH3sCGg+R0xqzRGYwuvNtfGYOOWTDJ5rd j/5R/lg0L5RSP3hD3SnTzUhkAcixa/TiB4OyH/TJbNFzi+IwHgbJe37b5gWvNYkjBkAJ T/7A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=qJlFxPIk+ZUkMws8jg0KTY8C2hnf5nskwiyWlFhQ9x0=; b=EfKPAqWz+Xv/Es5R0wgxToeX8FSWH+kfJZcYVQoDPRaNIxK5TmprTk3NHg4+3ntDuE /oNksrCGdtJRf1kzqkIO9s/oaA/YWgOFFZh5Nm+PgFtXzu3gR/YHwSuwmjXLvT8y9QYv lFVlKOuz+kP5H4gnKfeQJ5SDx2jEPp9v8U9ElFHgSnvwlT7cAt7oNI2ydbz3FiFi7vzk 35s7p2Ti0EQpS/+5BurburwF9NRTPErt6nWVCtWyR0PwpB6Mm2D2w0TgbNJ3wtkbJeDc /L5bftw27sKFD8CFerSxndTN+3yTEojkXLekRqtMpVIChYWkcVe9pEUC2JcozvZqBa2z KwUA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b8si1119150otf.32.2020.02.26.04.10.30; Wed, 26 Feb 2020 04:10:44 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727073AbgBZMKL (ORCPT + 99 others); Wed, 26 Feb 2020 07:10:11 -0500 Received: from foss.arm.com ([217.140.110.172]:35018 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726920AbgBZMKL (ORCPT ); Wed, 26 Feb 2020 07:10:11 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 935D71FB; Wed, 26 Feb 2020 04:10:10 -0800 (PST) Received: from lakrids.cambridge.arm.com (usa-sjc-imap-foss1.foss.arm.com [10.121.207.14]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 4486B3FA00; Wed, 26 Feb 2020 04:10:09 -0800 (PST) Date: Wed, 26 Feb 2020 12:10:07 +0000 From: Mark Rutland To: Elliot Berman Cc: Lorenzo Pieralisi , Sudeep Holla , Bjorn Andersson , Trilok Soni , Prasad Sodagudi , David Collins , linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org Subject: Re: [PATCH v2 2/3] firmware: psci: Add support for dt-supplied SYSTEM_RESET2 type Message-ID: <20200226121006.GB21897@lakrids.cambridge.arm.com> References: <1582577858-12410-1-git-send-email-eberman@codeaurora.org> <1582577858-12410-3-git-send-email-eberman@codeaurora.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1582577858-12410-3-git-send-email-eberman@codeaurora.org> User-Agent: Mutt/1.11.1+11 (2f07cb52) (2018-12-01) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, Feb 24, 2020 at 12:57:37PM -0800, Elliot Berman wrote: > Some implementors of PSCI may relax the requirements of the PSCI > architectural warm reset. In order to comply with PSCI specification, a > different reset_type value must be used. The alternate PSCI > SYSTEM_RESET2 may be used in all warm/soft reboot scenarios, replacing > the architectural warm reset. As with the binding patch, this sounds like a workaround for a firmware bug. Can you please elaborate on what exactly your firmware does in this case? Thanks, Mark. > > Signed-off-by: Elliot Berman > --- > drivers/firmware/psci/psci.c | 22 ++++++++++++++++++---- > include/uapi/linux/psci.h | 2 ++ > 2 files changed, 20 insertions(+), 4 deletions(-) > > diff --git a/drivers/firmware/psci/psci.c b/drivers/firmware/psci/psci.c > index 2937d44..8f4609c 100644 > --- a/drivers/firmware/psci/psci.c > +++ b/drivers/firmware/psci/psci.c > @@ -90,6 +90,8 @@ static u32 psci_function_id[PSCI_FN_MAX]; > > static u32 psci_cpu_suspend_feature; > static bool psci_system_reset2_supported; > +static u32 psci_sys_reset2_reset_param = > + PSCI_1_1_SYSTEM_RESET2_SYSTEM_WARM_RESET; > > static inline bool psci_has_ext_power_state(void) > { > @@ -272,11 +274,10 @@ static void psci_sys_reset(enum reboot_mode reboot_mode, const char *cmd) > if ((reboot_mode == REBOOT_WARM || reboot_mode == REBOOT_SOFT) && > psci_system_reset2_supported) { > /* > - * reset_type[31] = 0 (architectural) > - * reset_type[30:0] = 0 (SYSTEM_WARM_RESET) > * cookie = 0 (ignored by the implementation) > */ > - invoke_psci_fn(PSCI_FN_NATIVE(1_1, SYSTEM_RESET2), 0, 0, 0); > + invoke_psci_fn(PSCI_FN_NATIVE(1_1, SYSTEM_RESET2), > + psci_sys_reset2_reset_param, 0, 0); > } else { > invoke_psci_fn(PSCI_0_2_FN_SYSTEM_RESET, 0, 0, 0); > } > @@ -493,6 +494,7 @@ typedef int (*psci_initcall_t)(const struct device_node *); > static int __init psci_0_2_init(struct device_node *np) > { > int err; > + u32 param; > > err = get_set_conduit_method(np); > if (err) > @@ -505,7 +507,19 @@ static int __init psci_0_2_init(struct device_node *np) > * can be carried out according to the specific version reported > * by firmware > */ > - return psci_probe(); > + err = psci_probe(); > + if (err) > + return err; > + > + if (psci_system_reset2_supported && > + !of_property_read_u32(np, "arm,psci-sys-reset2-param", ¶m)) { > + if ((s32)param > 0) > + pr_warn("%08x is an invalid architectural reset type.\n", > + param); > + psci_sys_reset2_reset_param = param; > + } > + > + return 0; > } > > /* > diff --git a/include/uapi/linux/psci.h b/include/uapi/linux/psci.h > index 2fcad1d..d786ec8 100644 > --- a/include/uapi/linux/psci.h > +++ b/include/uapi/linux/psci.h > @@ -55,6 +55,8 @@ > #define PSCI_1_0_FN64_SYSTEM_SUSPEND PSCI_0_2_FN64(14) > #define PSCI_1_1_FN64_SYSTEM_RESET2 PSCI_0_2_FN64(18) > > +#define PSCI_1_1_SYSTEM_RESET2_SYSTEM_WARM_RESET 0 > + > /* PSCI v0.2 power state encoding for CPU_SUSPEND function */ > #define PSCI_0_2_POWER_STATE_ID_MASK 0xffff > #define PSCI_0_2_POWER_STATE_ID_SHIFT 0 > -- > The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, > a Linux Foundation Collaborative Project