Received: by 2002:a25:c205:0:0:0:0:0 with SMTP id s5csp540324ybf; Wed, 26 Feb 2020 18:07:38 -0800 (PST) X-Google-Smtp-Source: APXvYqy0RI/DLO6DGji1ZJoa9ARV82Bvg9pqKqXKuWOy8uUDimQHQEs47zayLwv7DUZGCYovNqzv X-Received: by 2002:a9d:6289:: with SMTP id x9mr1540608otk.8.1582769258277; Wed, 26 Feb 2020 18:07:38 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1582769258; cv=none; d=google.com; s=arc-20160816; b=Lr8T81pOxBM2Q+Pf8LaOtDNPXsWoEdBVzWwXmIJ7um5yKLVS3QluX2uDJ/7dwTjnvF SArAEyfhRehDDcBV+Dd4hO0bUTvF0dxQBTQ/fe2EiEOPIrarLbyOAVXGcdLYhajIA4QG 13oNN8bPAapT9E+7pZA1ObpPZuwT4zQ3sYbJEFb0RshFcLF3rmmI9F64OUU9j0YR9xtG NtdhcOnQ4J0HSynkacfOrz6zUHBoRStpPmF2V8Ln1bufNZa92Uz2XPnb7AvLe4FAKU8q PcspSEL3HyIKl/8fZktMQCSAk+CkW1k6W9xN3nhoJexzELD1io3p/gnbzHqGcgXquI8z RBKQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date; bh=BCXGnB7Vvqvk1F0mOzUuODJPrSoRVkcb3PiXptvCv9M=; b=pEsMd2fe+2t7WOwwxHFliMJTMbj8RqxDFH8x4lxFoSOyOuttw+Vz4AbYNRvs7oGtDY 4AmPQf02oyTV0JeRjzzG9sxoUJ/UTwxaLtMo38sgS+tLCcxJa+4wzxhKSkEG3RNTHuSH 4UAUyxkSEo//Arg+/gvvSRLtwkQ8CHc56KCRJIDiiJG6R+SXYTDvEE7r7H/JwBubQSdX jZzCgHfjMaVSV7U3GG2gxYQsxLUgBnpg1yamugOgfD9fAHrl6uZGBNbPw0dNZdgtP31w RwajCi3ML70oUp/i4ja/C1bC+G+JTPTsw8vc8KXPi6kmmEPYv374kCExClWJbPuVHuSK G1wg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w135si562116oiw.44.2020.02.26.18.07.24; Wed, 26 Feb 2020 18:07:38 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728299AbgB0CHR (ORCPT + 99 others); Wed, 26 Feb 2020 21:07:17 -0500 Received: from muru.com ([72.249.23.125]:58004 "EHLO muru.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728229AbgB0CHR (ORCPT ); Wed, 26 Feb 2020 21:07:17 -0500 Received: from atomide.com (localhost [127.0.0.1]) by muru.com (Postfix) with ESMTPS id A340F8022; Thu, 27 Feb 2020 02:08:01 +0000 (UTC) Date: Wed, 26 Feb 2020 18:07:13 -0800 From: Tony Lindgren To: Suman Anna Cc: Roger Quadros , Tero Kristo , linux-omap@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Subject: Re: [PATCH 06/12] ARM: dts: am335x-bone-common: Enable PRU-ICSS interconnect node Message-ID: <20200227020713.GE37466@atomide.com> References: <20200225204649.28220-1-s-anna@ti.com> <20200225204649.28220-7-s-anna@ti.com> <20200226182924.GU37466@atomide.com> <20200226223745.GA37466@atomide.com> <20200226223921.GB37466@atomide.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org * Suman Anna [200227 00:59]: > Hi Tony, > > On 2/26/20 4:39 PM, Tony Lindgren wrote: > > * Tony Lindgren [200226 22:38]: > >> * Suman Anna [200226 20:35]: > >>> On 2/26/20 12:29 PM, Tony Lindgren wrote: > >>>> * Suman Anna [200225 20:47]: > >>>>> The PRU-ICSS target module node was left in disabled state in the base > >>>>> am33xx-l4.dtsi file. Enable this node on all the AM335x beaglebone > >>>>> boards as they mostly use a AM3358 or a AM3359 SoC which do contain > >>>>> the PRU-ICSS IP. > >>>> > >>>> Just get rid of the top level status = "disabled". The default > >>>> is enabled, and the device is there for sure inside the SoC. > >>>> And then there's no need for pointless status = "okay" tinkering > >>>> in the board specific dts files so no need for this patch. > >>> > >>> The IP is not available on all SoCs, and there are about 40 different > >>> board files atm across AM33xx and AM437x, and am not sure what SoCs they > >>> are actually using. > >> > >> Oh that issue again.. Maybe take a look at patch "[PATCH 2/3] bus: ti-sysc: > >> Detect display subsystem related devices" if you can add runtime > >> detection for the accelerators there similar to what I hadded for omap3. > >> acclerators. > > > > Sorry I meant instead patch "[PATCH 6/7] bus: ti-sysc: Implement SoC > > revision handling". > > OK, looked down that path a bit more and looking through mach-omap2/id.c > and soc.h, I see some of the part number infrastructure build on top of > DEV_FEATURE bits for some SoCs. The DEVICE_ID registers only have the > generic family and the Silicon Revision number for AM33xx and AM437x and > we currently do not have any infrastructure around exact SoC > identification for AM33xx and AM437x atleast. > > Do you have the bit-field split for the DEV_FEATURE bits somewhere, > because I couldn't find any in either the DM or the TRM. On AM437x, > there is no difference between AM4372 and AM4376 DEV_FEATURE value even > though the former doesn't have the PRUSS. On AM335x, may be bit 0 > signifies the presence of PRUSS?? OK not sure how that could be detected. Maybe check the efuses on the newer SoCs? Regards, Tony