Received: by 2002:a25:c205:0:0:0:0:0 with SMTP id s5csp1410449ybf; Thu, 27 Feb 2020 10:25:27 -0800 (PST) X-Google-Smtp-Source: APXvYqzpAUeJ9mkAzfFwZzxcsnvekOpl+6MhPYSISG6eps3bBBwwFOIDzPA8KJQVMdb8xggusPb4 X-Received: by 2002:aca:4ad8:: with SMTP id x207mr243460oia.55.1582827927274; Thu, 27 Feb 2020 10:25:27 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1582827927; cv=none; d=google.com; s=arc-20160816; b=R3OSoAM5vkSv7VAUNDSf+jPwEVB6DZj3PRv/Jxgvalka7HX4AFGd5DYVksTF+OwBap tWT3shF56U5NSHlXuF4k4DL+HwIaY19Qn4SjDaJL5tabYfWvSlz0NpCpxxGZuv9ukbAq E7A45/uL4u39ZD07L4p1NNEUWThJy7KAiHUiSuA206C+cwj3j1DIF+kAVaNc77wwc0SD 74NKgF30FSvwL0FtVRUhqILGcjxBqpRvrNf6eLH86YJWqUR96DGGQKjOsA9a9/hfaox/ stXUG1TyQowe8Y9qbkUWyi7ynTr1R4yViHrK/6LSJ+zmFO2JhrdbN0X8/c/KESA2Hn+m AvVg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from; bh=O+MqpsdlpubdsRmsJHQFjC8USX66c52aaoXW4R0XZok=; b=LRjGeleG38rpToZDtSdI3gr33SqLzEY7vr1ClqYRGMaSG4cO4csGwiHqDc/NeCp+js KQ2rNReHIVUbv2oO3zC2howHJ4e0mHlurX3fAKvj1218oRgVNRfB2S072Stceo7XkaPH vKMc0G1Gu7bIZ1EiXj382+z173VT2jufHJGgPARZrSmX9sXY++UdNl1eywuIBP9yjQ3M WpTFrtuk0GtN/rFBEgD6mkYaWyZUonuK93Fh+IT9MtiN92ZuqkGTR3LC33JhafGQSWyH OputR+xiGkpevqXxaaaaxncXkwBYm06XpwU001gRLpFK8X3LhXnNuzto2OURYMrhj8Vb FGCA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y18si18254otg.39.2020.02.27.10.25.15; Thu, 27 Feb 2020 10:25:27 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731049AbgB0SYY (ORCPT + 99 others); Thu, 27 Feb 2020 13:24:24 -0500 Received: from foss.arm.com ([217.140.110.172]:56752 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730894AbgB0SWn (ORCPT ); Thu, 27 Feb 2020 13:22:43 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 290B530E; Thu, 27 Feb 2020 10:22:43 -0800 (PST) Received: from donnerap.arm.com (donnerap.cambridge.arm.com [10.1.197.25]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 7EA273F73B; Thu, 27 Feb 2020 10:22:41 -0800 (PST) From: Andre Przywara To: Rob Herring , linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org Cc: Maxime Ripard , Robert Richter , soc@kernel.org, Jon Loeliger , Mark Langsdorf , Eric Auger , Will Deacon , Catalin Marinas Subject: [PATCH v2 12/13] dt-bindings: arm: Add Calxeda system registers json-schema binding Date: Thu, 27 Feb 2020 18:22:09 +0000 Message-Id: <20200227182210.89512-13-andre.przywara@arm.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20200227182210.89512-1-andre.przywara@arm.com> References: <20200227182210.89512-1-andre.przywara@arm.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The Calxeda system registers are a collection of MMIO register controlling several more general aspects of the SoC. Beside for some power management tasks this node is also somewhat abused as the container for the clock nodes. Add a binding in DT schema format using json-schema. Signed-off-by: Andre Przywara --- .../bindings/arm/calxeda/hb-sregs.yaml | 49 +++++++++++++++++++ 1 file changed, 49 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/calxeda/hb-sregs.yaml diff --git a/Documentation/devicetree/bindings/arm/calxeda/hb-sregs.yaml b/Documentation/devicetree/bindings/arm/calxeda/hb-sregs.yaml new file mode 100644 index 000000000000..4753e8dc5873 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/calxeda/hb-sregs.yaml @@ -0,0 +1,49 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/calxeda/hb-sregs.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Calxeda Highbank system registers + +description: | + The Calxeda Highbank system has a block of MMIO registers controlling + several generic system aspects. Those can be used to control some power + management, they also contain some gate and PLL clocks. + +maintainers: + - Andre Przywara + +properties: + compatible: + const: calxeda,hb-sregs + + reg: + maxItems: 1 + + clocks: + type: object + +required: + - compatible + - reg + +additionalProperties: false + +examples: + - | + sregs@fff3c000 { + compatible = "calxeda,hb-sregs"; + reg = <0xfff3c000 0x1000>; + + clocks { + #address-cells = <1>; + #size-cells = <0>; + + osc: oscillator { + #clock-cells = <0>; + compatible = "fixed-clock"; + clock-frequency = <33333000>; + }; + }; + }; -- 2.17.1