Received: by 2002:a25:c205:0:0:0:0:0 with SMTP id s5csp2462495ybf; Mon, 2 Mar 2020 09:07:25 -0800 (PST) X-Google-Smtp-Source: ADFU+vuQOBN7/mxheE+TOHE+nauhTUCDyE4is6QyEV8qnFMkyspNmOJdPZsazgddAflEnb6/7H55 X-Received: by 2002:a05:6830:1549:: with SMTP id l9mr143286otp.236.1583168845827; Mon, 02 Mar 2020 09:07:25 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1583168845; cv=none; d=google.com; s=arc-20160816; b=sV7vG1ESV0D6M/qB+ClAB5gmwM2fx83o9q+XGHOdq1PgzHECp63sfHUz340E92hhUu RweL/6qMou0a2Bp+trAjhP2O209YGfOQuasmDyY+FpS5t7CYv6KcIXPa4zg5YB3+kAnG rpuH4TLQO2mF58GgoVTGd2JYN8FB7ImKwJiSti0JmUaxgp/c2ISEL4Q69TQ3KA4VQfL1 CFKKQBMfAMPeu8DJQ2Wobpp29hgY97MLi3r8RzybDiA5K2uu3B3QjHB/1sRwCnaovkec hAiAxNMGsY0fGBetOHPr2QYRAqFzZAMzyXmHmsF1x3L22EBmQbd9xLxHYCr3ri65UwbA 9aIw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=fW6nw0w6W1mQ9Imh1OkZxERFE/nT3zr0JVreyO4omnM=; b=B77UftpuMLUns10wlXewIlCleKlOT+enLoS2QAo2xdy/u13AFBQ1b4NXW6qhnrRSnz Y5M7nqujOJT1LsNWpZx88itQ2dw9MERxv/LJomAZ4/M2MeFn++FtDoSc9mNCATcGwnVj nUydTJ46cjzYCX5njv+0JQjJDl+bMmuvfVn7nawRJNaNBE0uK29kMdadEsyJX9PwWKX3 X7A0pE9mJubDlcUtZcgwz6SPDXtqJ7YgQ95m95KPqqeQsEF5/sAnRTNa2VkVf01Z9aCb kOTjDoMHIrGYnKJUJ3Aa14aSBAlTCW9f0Bzom7ZUUl2lvXUP/0PKNo9/eilxLdXTyaU0 B/nA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=0wbc7Qsd; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 71si7411896otm.111.2020.03.02.09.07.09; Mon, 02 Mar 2020 09:07:25 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=0wbc7Qsd; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727268AbgCBRHB (ORCPT + 99 others); Mon, 2 Mar 2020 12:07:01 -0500 Received: from mail.kernel.org ([198.145.29.99]:54196 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727170AbgCBRHB (ORCPT ); Mon, 2 Mar 2020 12:07:01 -0500 Received: from mail-qv1-f43.google.com (mail-qv1-f43.google.com [209.85.219.43]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id AB35522B48; Mon, 2 Mar 2020 17:06:59 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1583168819; bh=DlxhdDbwmcjRP6QjOcArCb8H5bEOdUDJ1ap3lRdnAbA=; h=References:In-Reply-To:From:Date:Subject:To:Cc:From; b=0wbc7QsdAo1gkBI0+mwJ5aqPpPeduUoyPAsLzTeZ0a7KfLM0nRcwDrGNHSHVSe15/ R2ROcZMcv4q6v+fwHoMq2dNlB9nxVGys8P5QWyJqiNTsP9+Ur0NUhFh4bOCyUkgzME E2oe2LTAvlhVWSfYiK/pjMMcf27YKWmo2eQachJA= Received: by mail-qv1-f43.google.com with SMTP id m2so184140qvu.13; Mon, 02 Mar 2020 09:06:59 -0800 (PST) X-Gm-Message-State: ANhLgQ23PRlI3W6IXw7BA7RB6eXG516fFpNkygfdkPlfj5PEHqQWqeyO KIMkx3G5vZoSBNSZD2wVUrzGz+yu+AFIFt2c2A== X-Received: by 2002:a0c:f68f:: with SMTP id p15mr345263qvn.79.1583168818774; Mon, 02 Mar 2020 09:06:58 -0800 (PST) MIME-Version: 1.0 References: <20200301174636.63446-1-paul@crapouillou.net> <20200301174636.63446-2-paul@crapouillou.net> In-Reply-To: <20200301174636.63446-2-paul@crapouillou.net> From: Rob Herring Date: Mon, 2 Mar 2020 11:06:47 -0600 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH 1/1] dt-bindings: timer: Convert ingenic,tcu.txt to YAML To: Paul Cercueil Cc: Daniel Lezcano , Thomas Gleixner , Mark Rutland , =?UTF-8?B?5ZGo55Cw5p2w?= , od@zcrc.me, "linux-kernel@vger.kernel.org" , devicetree@vger.kernel.org Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Sun, Mar 1, 2020 at 11:47 AM Paul Cercueil wrote: > Well, this flew into linux-next quickly and breaks 'make dt_binding_check'... Please drop, revert or fix quickly. > Convert the ingenic,tcu.txt file to YAML. > > Signed-off-by: Paul Cercueil > --- > .../devicetree/bindings/timer/ingenic,tcu.txt | 138 ---------- > .../bindings/timer/ingenic,tcu.yaml | 235 ++++++++++++++++++ > 2 files changed, 235 insertions(+), 138 deletions(-) > delete mode 100644 Documentation/devicetree/bindings/timer/ingenic,tcu.txt > create mode 100644 Documentation/devicetree/bindings/timer/ingenic,tcu.yaml > diff --git a/Documentation/devicetree/bindings/timer/ingenic,tcu.yaml b/Documentation/devicetree/bindings/timer/ingenic,tcu.yaml > new file mode 100644 > index 000000000000..1ded3b4762bb > --- /dev/null > +++ b/Documentation/devicetree/bindings/timer/ingenic,tcu.yaml > @@ -0,0 +1,235 @@ > +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/timer/ingenic,tcu.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Ingenic SoCs Timer/Counter Unit (TCU) devicetree bindings > + > +description: | > + For a description of the TCU hardware and drivers, have a look at > + Documentation/mips/ingenic-tcu.rst. > + > +maintainers: > + - Paul Cercueil > + > +properties: > + $nodename: > + pattern: "^timer@.*" '.*' is redundant. > + > + "#address-cells": > + const: 1 > + > + "#size-cells": > + const: 1 > + > + "#clock-cells": > + const: 1 > + > + "#interrupt-cells": > + const: 1 > + > + interrupt-controller: true > + > + ranges: true > + > + compatible: > + items: > + - enum: > + - ingenic,jz4740-tcu > + - ingenic,jz4725b-tcu > + - ingenic,jz4770-tcu > + - ingenic,x1000-tcu > + - const: simple-mfd This breaks several examples in dt_binding_check because this schema will be applied to every 'simple-mfd' node. You need a custom select entry that excludes 'simple-mfd'. There should be several examples in tree to copy. > + > + reg: > + maxItems: 1 > + > + clocks: > + items: > + - description: RTC clock > + - description: EXT clock > + - description: PCLK clock > + - description: TCU clock > + minItems: 3 > + > + clock-names: > + items: > + - const: rtc > + - const: ext > + - const: pclk > + - const: tcu > + minItems: 3 > + > + interrupts: > + minItems: 1 > + maxItems: 3 You need to define what each one is. > + > + ingenic,pwm-channels-mask: > + description: Bitmask of TCU channels reserved for PWM use. > + allOf: > + - $ref: /schemas/types.yaml#/definitions/uint32 > + - minimum: 0x00 > + - maximum: 0xff > + - default: 0xfc > + > +patternProperties: > + "^watchdog@[a-f0-9]+$": > + type: object > + allOf: [ $ref: ../watchdog/watchdog.yaml# ] > + properties: > + compatible: > + oneOf: > + - enum: > + - ingenic,jz4740-watchdog > + - ingenic,jz4780-watchdog > + - items: > + - const: ingenic,jz4770-watchdog > + - const: ingenic,jz4740-watchdog > + > + clocks: > + maxItems: 1 > + > + clock-names: > + const: wdt > + > + required: > + - compatible > + - clocks > + - clock-names > + > + "^pwm@[a-f0-9]+$": > + type: object > + allOf: [ $ref: ../pwm/pwm.yaml# ] > + properties: > + compatible: > + oneOf: > + - enum: > + - ingenic,jz4740-pwm > + - items: > + - enum: > + - ingenic,jz4770-pwm > + - ingenic,jz4780-pwm > + - const: ingenic,jz4740-pwm > + > + clocks: > + minItems: 6 > + maxItems: 8 > + > + clock-names: > + items: > + - const: timer0 > + - const: timer1 > + - const: timer2 > + - const: timer3 > + - const: timer4 > + - const: timer5 > + - const: timer6 > + - const: timer7 > + minItems: 6 > + > + required: > + - compatible > + - clocks > + - clock-names > + > + "^timer@[a-f0-9]+": > + type: object > + properties: > + compatible: > + oneOf: > + - enum: > + - ingenic,jz4725b-ost > + - ingenic,jz4770-ost > + - items: > + - const: ingenic,jz4780-ost > + - const: ingenic,jz4770-ost > + > + > + clocks: > + maxItems: 1 > + > + clock-names: > + const: ost > + > + interrupts: > + maxItems: 1 > + > + required: > + - compatible > + - clocks > + - clock-names > + - interrupts > + > +required: > + - "#clock-cells" > + - "#interrupt-cells" > + - interrupt-controller > + - compatible > + - reg > + - clocks > + - clock-names > + - interrupts > + > +additionalProperties: false > + > +examples: > + - | > + #include > + #include > + tcu: timer@10002000 { > + compatible = "ingenic,jz4770-tcu", "simple-mfd"; > + reg = <0x10002000 0x1000>; > + #address-cells = <1>; > + #size-cells = <1>; > + ranges = <0x0 0x10002000 0x1000>; > + > + #clock-cells = <1>; > + > + clocks = <&cgu JZ4770_CLK_RTC>, > + <&cgu JZ4770_CLK_EXT>, > + <&cgu JZ4770_CLK_PCLK>; > + clock-names = "rtc", "ext", "pclk"; > + > + interrupt-controller; > + #interrupt-cells = <1>; > + > + interrupt-parent = <&intc>; > + interrupts = <27 26 25>; > + > + watchdog: watchdog@0 { > + compatible = "ingenic,jz4770-watchdog", "ingenic,jz4740-watchdog"; > + reg = <0x0 0xc>; > + > + clocks = <&tcu TCU_CLK_WDT>; > + clock-names = "wdt"; > + }; > + > + pwm: pwm@40 { > + compatible = "ingenic,jz4770-pwm", "ingenic,jz4740-pwm"; > + reg = <0x40 0x80>; > + > + #pwm-cells = <3>; > + > + clocks = <&tcu TCU_CLK_TIMER0>, > + <&tcu TCU_CLK_TIMER1>, > + <&tcu TCU_CLK_TIMER2>, > + <&tcu TCU_CLK_TIMER3>, > + <&tcu TCU_CLK_TIMER4>, > + <&tcu TCU_CLK_TIMER5>, > + <&tcu TCU_CLK_TIMER6>, > + <&tcu TCU_CLK_TIMER7>; > + clock-names = "timer0", "timer1", "timer2", "timer3", > + "timer4", "timer5", "timer6", "timer7"; > + }; > + > + ost: timer@e0 { > + compatible = "ingenic,jz4770-ost"; > + reg = <0xe0 0x20>; > + > + clocks = <&tcu TCU_CLK_OST>; > + clock-names = "ost"; > + > + interrupts = <15>; > + }; > + }; > -- > 2.25.1 >