Received: by 2002:a25:c205:0:0:0:0:0 with SMTP id s5csp2642946ybf; Mon, 2 Mar 2020 12:49:52 -0800 (PST) X-Google-Smtp-Source: ADFU+vsi+/EzfGa6PVwbK+Acz3dtILFFDBEFPlD0BbjYoV/+9qDXPVBvll6YFcQiWjAA3fff7c/3 X-Received: by 2002:aca:5194:: with SMTP id f142mr225823oib.100.1583182191901; Mon, 02 Mar 2020 12:49:51 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1583182191; cv=none; d=google.com; s=arc-20160816; b=vQVRS5vZ7AQpd7udl16pSxoBU2WGLG2feMvAXpc4uJhR2Xv+tp2Yf5r4CF/pi0ycfw MkoFXhJrhQ+EGn59YTq9SMzXKRhywTdDbqu6QMeMbThcg1B8wynF/Jwgx7KYX4jYjAEI YPANJmzXmPfQqg1uPWBo8Aj6dL3Bot3iL3fdnUDCp546r+fHZ6LkqKAIEa0511WMOj5O OtiAFzv/pSh/hEosqbav/QCq0mDfZevEAEM2r+Z3o5t0NJtDV/F9ePWMjPSmnay14E4d FVJJ6bnYpCfQOheY5yTDAj/gcTJLTHEzDqybIfQQreJdgdDDb2SR3pG/znjI36vXiz64 i8Uw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=j1Rm7efOvaDvde7OYL9TdF2AfcnIH8xm8fl/Kh+G5ms=; b=c4NmsiVUem/BHT1UefIVT/7+m259I547iz0btRzEmfPBzpWDFvV+OOb3X8x/ukQhb/ qMvapSRdUvro92RGt/Lm571Fw5a+swDLdhAjCZapXFWuLKPsF2RMG6QTvWb6WZhV2MWw Py1I6ZawIw1sRFXfvASoIKqsh4Chr3Qecc/5JPLqealCmBayvtH0OP+TT18INY1jlF8I e3OKo6ioujKlivMqENkD8Rzdpn6llxqxPu8JadyGosDp9xV96yERKgvVt6w8QZxQy8ds rBtywNM8j7hwOOXwhIJBIDtQnAfIY1nRnBSvNXrIjUYMAynYQ2/HJGB28JE9R31wnDDg 7Y5g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m25si7449659otn.208.2020.03.02.12.49.40; Mon, 02 Mar 2020 12:49:51 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726877AbgCBUtN (ORCPT + 99 others); Mon, 2 Mar 2020 15:49:13 -0500 Received: from asavdk4.altibox.net ([109.247.116.15]:54078 "EHLO asavdk4.altibox.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726232AbgCBUtN (ORCPT ); Mon, 2 Mar 2020 15:49:13 -0500 Received: from ravnborg.org (unknown [158.248.194.18]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by asavdk4.altibox.net (Postfix) with ESMTPS id 408528051F; Mon, 2 Mar 2020 21:49:08 +0100 (CET) Date: Mon, 2 Mar 2020 21:49:06 +0100 From: Sam Ravnborg To: Jordan Crouse Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, David Airlie , freedreno@lists.freedesktop.org, smasetty@codeaurora.org, linux-kernel@vger.kernel.org, dri-devel@lists.freedesktop.org, Rob Herring , Sean Paul Subject: Re: [PATCH v3 1/2] dt-bindings: display: msm: Convert GMU bindings to YAML Message-ID: <20200302204906.GA32123@ravnborg.org> References: <1583173424-21832-1-git-send-email-jcrouse@codeaurora.org> <1583173424-21832-2-git-send-email-jcrouse@codeaurora.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1583173424-21832-2-git-send-email-jcrouse@codeaurora.org> User-Agent: Mutt/1.10.1 (2018-07-13) X-CMAE-Score: 0 X-CMAE-Analysis: v=2.3 cv=XpTUx2N9 c=1 sm=1 tr=0 a=UWs3HLbX/2nnQ3s7vZ42gw==:117 a=UWs3HLbX/2nnQ3s7vZ42gw==:17 a=jpOVt7BSZ2e4Z31A5e1TngXxSK0=:19 a=kj9zAlcOel0A:10 a=LpQP-O61AAAA:8 a=7gkXJVJtAAAA:8 a=QUSSlG8YkhR_fViXtTAA:9 a=3EO_jEHvlgRDqEOL:21 a=b2m7j8IoA-gO4Aiz:21 a=CjuIK1q_8ugA:10 a=pioyyrs4ZptJ924tMmac:22 a=E9Po1WZjFZOl8hwRPBS3:22 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Jordan. On Mon, Mar 02, 2020 at 11:23:43AM -0700, Jordan Crouse wrote: > Convert display/msm/gmu.txt to display/msm/gmu.yaml and remove the old > text bindings. > > Signed-off-by: Jordan Crouse > --- > > .../devicetree/bindings/display/msm/gmu.txt | 116 ------------------- > - > -Required properties: > -- compatible: "qcom,adreno-gmu-XYZ.W", "qcom,adreno-gmu" > - for example: "qcom,adreno-gmu-630.2", "qcom,adreno-gmu" > - Note that you need to list the less specific "qcom,adreno-gmu" > - for generic matches and the more specific identifier to identify > - the specific device. > -- reg: Physical base address and length of the GMU registers. > -- reg-names: Matching names for the register regions > - * "gmu" > - * "gmu_pdc" > - * "gmu_pdc_seg" > -- interrupts: The interrupt signals from the GMU. > -- interrupt-names: Matching names for the interrupts > - * "hfi" > - * "gmu" > -- clocks: phandles to the device clocks > -- clock-names: Matching names for the clocks > - * "gmu" > - * "cxo" > - * "axi" > - * "mnoc" The new binding - and arch/arm64/boot/dts/qcom/sdm845.dtsi agrees that "mnoc" is wrong. > -- power-domains: should be: > - <&clock_gpucc GPU_CX_GDSC> > - <&clock_gpucc GPU_GX_GDSC> > -- power-domain-names: Matching names for the power domains > -- iommus: phandle to the adreno iommu > -- operating-points-v2: phandle to the OPP operating points > - > -Optional properties: > -- sram: phandle to the On Chip Memory (OCMEM) that's present on some Snapdragon > - SoCs. See Documentation/devicetree/bindings/sram/qcom,ocmem.yaml. This property is not included in the new binding. Everything else looked fine to me. With sram added - or expalined in commit why it is dropped: Acked-by: Sam Ravnborg Sam