Received: by 2002:a25:c205:0:0:0:0:0 with SMTP id s5csp3537392ybf; Tue, 3 Mar 2020 07:44:23 -0800 (PST) X-Google-Smtp-Source: ADFU+vugf/LbGQfdfVGN8OM2oRm7BsjYMtc/umN+TBWk/xNTE0tm72k8iWXZPPOJudtpL2iwrR4S X-Received: by 2002:a9d:66d9:: with SMTP id t25mr4042099otm.92.1583250263430; Tue, 03 Mar 2020 07:44:23 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1583250263; cv=none; d=google.com; s=arc-20160816; b=wcKy7V5byB/o2MOdG81lmJ1xhUp8ddw3YHQS3gzRE975wn8NINJ1DHGGvcCisjQKz5 Fn6W/0Ls6QkfeY82kmuiA6Z5c6XzHPoz9bzxMizBXIcNAAeyFdwtnC4AN9b59QrGNmVS O7mbrD3sNs+gr2GK4NWewUqgFz5PWZQrqaj1iGeHUvILvmaLkMHUpVkSTGUMUfVM+IB5 hlxOhOaf4Dzol+E/1sltBhCBorwQ56wlaXmXM45Jcl1wXQ5ejZeYiCdwhHVmwqgV7Jp/ pr6BOGOLMpYzG70aQ6qF9dZ2av5XNp598YSFKiKiLKvY790cuklyboISwxBHygH4Ugqd 52UQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=HplTadNa+R7cW2Ahuv4SXdhGMOzg4A5nV5+KHN36Tt0=; b=rsdFqAVUiihWQeXJ2A8Ds+74+hY6QUTHiw1E7NHTkByz/g6cbg14wp/SBZ/sfvYT3K q26ULlE6Q6kWIv7CVORVS/nXpEoVTqu/pkLuh9WLcY9xAoznjw0Laic1jReFu9FH668s Z8StfTWOLXEHABogeWgN93QeQWHfZe0nl4CXwe44un4yLEVwYpodxtudcQGuKzg8taML JXIAFTXRdkKGzRtKDvFpW0jd25A9kkT5RjoXjnnCWZ4EJJPYOzm2ra+gX7Y34ziHp+mg blpPMSLdFrFpzV6c9XD0xKM70GOfsDb7NpbfZP1eJ8B8h14Opobguh6yts+9herudZdS +BWA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m19si7877225otq.40.2020.03.03.07.44.03; Tue, 03 Mar 2020 07:44:23 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728987AbgCCPCS (ORCPT + 99 others); Tue, 3 Mar 2020 10:02:18 -0500 Received: from foss.arm.com ([217.140.110.172]:48366 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728183AbgCCPCS (ORCPT ); Tue, 3 Mar 2020 10:02:18 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 49A8AFEC; Tue, 3 Mar 2020 07:02:17 -0800 (PST) Received: from e121166-lin.cambridge.arm.com (e121166-lin.cambridge.arm.com [10.1.196.255]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 4DE6E3F6C4; Tue, 3 Mar 2020 07:02:15 -0800 (PST) Date: Tue, 3 Mar 2020 15:02:09 +0000 From: Lorenzo Pieralisi To: Thierry Reding Cc: Vidya Sagar , bhelgaas@google.com, robh+dt@kernel.org, jonathanh@nvidia.com, andrew.murray@arm.com, kishon@ti.com, gustavo.pimentel@synopsys.com, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, kthota@nvidia.com, mmaddireddy@nvidia.com, sagar.tv@gmail.com Subject: Re: [PATCH V4 0/5] Add support for PCIe endpoint mode in Tegra194 Message-ID: <20200303150209.GA6334@e121166-lin.cambridge.arm.com> References: <20200303105418.2840-1-vidyas@nvidia.com> <20200303134053.GC2854899@ulmo> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20200303134053.GC2854899@ulmo> User-Agent: Mutt/1.9.4 (2018-02-28) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Mar 03, 2020 at 02:40:53PM +0100, Thierry Reding wrote: > On Tue, Mar 03, 2020 at 04:24:13PM +0530, Vidya Sagar wrote: > > Tegra194 has three (C0, C4 & C5) dual mode PCIe controllers that can operate > > either in root port mode or in end point mode but only in one mode at a time. > > Platform P2972-0000 supports enabling endpoint mode for C5 controller. This > > patch series adds support for PCIe endpoint mode in both the driver as well as > > in DT. > > This patch series depends on the changes made for Synopsys DesignWare endpoint > > mode subsystem that are recently accepted. > > @ https://patchwork.kernel.org/project/linux-pci/list/?series=202211 > > which in turn depends on the patch made by Kishon > > @ https://patchwork.kernel.org/patch/10975123/ > > which is also under review. > > > > V4: > > * Started using threaded irqs instead of kthreads > > > > V3: > > * Re-ordered patches in the series to make the driver change as the last patch > > * Took care of Thierry's review comments > > > > V2: > > * Addressed Thierry & Bjorn's review comments > > * Added EP mode specific binding documentation to already existing binding documentation file > > * Removed patch that enables GPIO controller nodes explicitly as they are enabled already > > > > Vidya Sagar (5): > > soc/tegra: bpmp: Update ABI header > > dt-bindings: PCI: tegra: Add DT support for PCIe EP nodes in Tegra194 > > arm64: tegra: Add PCIe endpoint controllers nodes for Tegra194 > > arm64: tegra: Add support for PCIe endpoint mode in P2972-0000 > > platform > > PCI: tegra: Add support for PCIe endpoint mode in Tegra194 > > Hi Lorenzo, > > I've acked patches 1, 2 and 5 of the series. I think you're going to > need to apply patch 1 in order to satisfy a build-time dependency from > patch 5. I can apply patches 3 and 4 to the Tegra tree since they're > only adding device tree content that may conflict with some other > patches that I have in the Tegra tree. > > Does that sound reasonable? Sure, that's absolutely fine by me, I will do. Thanks, Lorenzo