Received: by 2002:a25:c205:0:0:0:0:0 with SMTP id s5csp3625259ybf; Tue, 3 Mar 2020 09:18:13 -0800 (PST) X-Google-Smtp-Source: ADFU+vsIQkTAn4fVp4vb40YyXDs8asZqEavuPhdEPgWdzSjbrfS+U/t82p6yy+kErVGkKmNw8D39 X-Received: by 2002:aca:5651:: with SMTP id k78mr3013459oib.153.1583255893015; Tue, 03 Mar 2020 09:18:13 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1583255893; cv=none; d=google.com; s=arc-20160816; b=TRxmoEruKF7RXn9wdiRSHIt9QOpyP4QH37sPvCAvcJQCU46D8kjq525sM9ZaOVsAc9 qOQJu2eyVAhjx7NHrC2DKc6Ug5fDmtO+4xjAibtEHWvHdRmUlFsV0Ntnc3yMFDOd7885 tyL+7GOlWkTMpzEwxTFMRtnVStkDUWz6tv/JufHgEHbRy8GYNrBxByOXy4aTUf8pYd/b 4YTtVUGHCHfBs+nK2DYU7wXgYEGiKArKS6CX8hj0I2fwk+dcwME+7FKE7cJ9e2zBXkHN ITcAeJzxbv22z4+PPCbmYP/Evo1juc7uHNAUpQ3GCIDcYcI/+akJkeAYEn0BwFGkRlEg EyLQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=LGB1s5SVnlFJU1xfOpkm9+auyMJPE1/ZzDZIbR+F9YM=; b=Zkbnrs5UdBfbXkAdLaSPw+PKWahKPPmVWMbq1E6ASqPra5NpkmHHXuPgZ0uMamqN03 nKHzZ1mQhwu/lMEnPL7fghzl2NCM8gJiYzHaEwEZIyoiQ5bT+CXtEyzjWFZeIhYBJS26 ya+fKyTMKRaGlVhlsqR4faU03VtcrvqdcuglgvGIdI6xLMLhf2CZ3kE1v9TQfqZxh3bF 71tydf9+ofqhe4NZdz2bSHOrefakzDuGkxpYoH6wRwdMANtNm8HL/J/QesztKVOLwWUa GhReEjYpaDqETvKnuvQJclIJ3WlT4iyOdcnGbmr1ylPg7rHUZBmS1Q4evbdVrdE1mUEQ S9WQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w24si7808288oic.260.2020.03.03.09.18.00; Tue, 03 Mar 2020 09:18:12 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730468AbgCCRBd (ORCPT + 99 others); Tue, 3 Mar 2020 12:01:33 -0500 Received: from foss.arm.com ([217.140.110.172]:49824 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727175AbgCCRBd (ORCPT ); Tue, 3 Mar 2020 12:01:33 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 9C5CE2F; Tue, 3 Mar 2020 09:01:32 -0800 (PST) Received: from e121166-lin.cambridge.arm.com (e121166-lin.cambridge.arm.com [10.1.196.255]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 9B8393F534; Tue, 3 Mar 2020 09:01:30 -0800 (PST) Date: Tue, 3 Mar 2020 17:01:16 +0000 From: Lorenzo Pieralisi To: Vidya Sagar Cc: bhelgaas@google.com, robh+dt@kernel.org, thierry.reding@gmail.com, jonathanh@nvidia.com, andrew.murray@arm.com, kishon@ti.com, gustavo.pimentel@synopsys.com, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, kthota@nvidia.com, mmaddireddy@nvidia.com, sagar.tv@gmail.com Subject: Re: [PATCH V4 0/5] Add support for PCIe endpoint mode in Tegra194 Message-ID: <20200303170103.GA9641@e121166-lin.cambridge.arm.com> References: <20200303105418.2840-1-vidyas@nvidia.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20200303105418.2840-1-vidyas@nvidia.com> User-Agent: Mutt/1.9.4 (2018-02-28) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Mar 03, 2020 at 04:24:13PM +0530, Vidya Sagar wrote: > Tegra194 has three (C0, C4 & C5) dual mode PCIe controllers that can operate > either in root port mode or in end point mode but only in one mode at a time. > Platform P2972-0000 supports enabling endpoint mode for C5 controller. This > patch series adds support for PCIe endpoint mode in both the driver as well as > in DT. > This patch series depends on the changes made for Synopsys DesignWare endpoint > mode subsystem that are recently accepted. > @ https://patchwork.kernel.org/project/linux-pci/list/?series=202211 > which in turn depends on the patch made by Kishon > @ https://patchwork.kernel.org/patch/10975123/ > which is also under review. > > V4: > * Started using threaded irqs instead of kthreads Hi Vidya, sorry for the bother, may I ask you to rebase the series (after answering Thierry's query) on top of my pci/endpoint branch please ? Please resend it and I will merge patches {1,2,5} then. Thanks, Lorenzo > V3: > * Re-ordered patches in the series to make the driver change as the last patch > * Took care of Thierry's review comments > > V2: > * Addressed Thierry & Bjorn's review comments > * Added EP mode specific binding documentation to already existing binding documentation file > * Removed patch that enables GPIO controller nodes explicitly as they are enabled already > > Vidya Sagar (5): > soc/tegra: bpmp: Update ABI header > dt-bindings: PCI: tegra: Add DT support for PCIe EP nodes in Tegra194 > arm64: tegra: Add PCIe endpoint controllers nodes for Tegra194 > arm64: tegra: Add support for PCIe endpoint mode in P2972-0000 > platform > PCI: tegra: Add support for PCIe endpoint mode in Tegra194 > > .../bindings/pci/nvidia,tegra194-pcie.txt | 125 +++- > .../boot/dts/nvidia/tegra194-p2972-0000.dts | 18 + > arch/arm64/boot/dts/nvidia/tegra194.dtsi | 99 +++ > drivers/pci/controller/dwc/Kconfig | 30 +- > drivers/pci/controller/dwc/pcie-tegra194.c | 681 +++++++++++++++++- > include/soc/tegra/bpmp-abi.h | 10 +- > 6 files changed, 918 insertions(+), 45 deletions(-) > > -- > 2.17.1 >