Received: by 2002:a17:90a:9307:0:0:0:0 with SMTP id p7csp3965085pjo; Tue, 3 Mar 2020 10:12:10 -0800 (PST) X-Google-Smtp-Source: ADFU+vssaFqIOHi/PhBGlywlNIQVLAzqXNHBnKNwsexStt8fuegV8RufZRfbMtW9Ob0V57/AiC9P X-Received: by 2002:a54:4e96:: with SMTP id c22mr3502249oiy.110.1583259130235; Tue, 03 Mar 2020 10:12:10 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1583259130; cv=none; d=google.com; s=arc-20160816; b=E8bRFN4HP5sKb40937qmFEj9ivwbN4FTIqlxN2q1uydpJHxGgX6PqUop2Q52iCW8uP PRHx3qWKEFSm8wr3TC7sxD+uSk1CQcO4ICtm6q2TIbaNPnv2NbpGAPhFR3k5Pl3aEdJh ykH8F0YgCq6Ap+w9PIAp2id8U3kLLjYYFdBlvpYAsYd0aPBJYiNoR112xy0qgD/up/73 p2NWzr+OrM4wSHf9UuNzRojnPbcZfHpXOmjhz8ty28k5ss4t4K2H8GfZGk6vAi0HeYPA /jt1R7+yczsseTdQNv2vcjtgeajTXRFedoxDpCeB3FshzG0OC13hon2/8zBj7BL/u/gc dOrw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=DP3XrEXrQOKgEnudMshyi9RFcPu/Q3Bm3jxCBNnsHj4=; b=MpXp6EHI580w/vwYOS3bSWOaXmK0w/hX0mc6PpoKVo6xJgOPfkZmj5dINhQ/jV8qZ4 qzxpi9yDKGyaeo951mVNwYkXb0xSkXl47Ba/sOo8Vv7ds5+l5KDuEfwRUE/jTBE2zaXu ggmtKXyJUhtx4d+mumkFPx7k1+t+9Vd4P3957mnzx9+XpmImK3x8jnSBOSU3wnbe25Pt slogg1XO2p/5IMgvb/GkscopCy/U+ZzrwhZmPf8oDHrFCgdj13zDbLuogh5vpvFlWVr4 xUU/5QUJdyMvzx2wQAScjpy3xN4XSbHiVvtiuaRnInVh3qsfKhqlJgcVIDaCNXqBs7qV cx5Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=BwfTuPJF; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x186si8003949oig.209.2020.03.03.10.11.57; Tue, 03 Mar 2020 10:12:10 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=BwfTuPJF; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388377AbgCCSLS (ORCPT + 99 others); Tue, 3 Mar 2020 13:11:18 -0500 Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:7372 "EHLO hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731860AbgCCSLR (ORCPT ); Tue, 3 Mar 2020 13:11:17 -0500 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Tue, 03 Mar 2020 10:10:36 -0800 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Tue, 03 Mar 2020 10:11:16 -0800 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Tue, 03 Mar 2020 10:11:16 -0800 Received: from HQMAIL111.nvidia.com (172.20.187.18) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Tue, 3 Mar 2020 18:11:16 +0000 Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Tue, 3 Mar 2020 18:11:16 +0000 Received: from vidyas-desktop.nvidia.com (Not Verified[10.24.37.38]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Tue, 03 Mar 2020 10:11:15 -0800 From: Vidya Sagar To: , , , , , CC: , , , , , , , , , , Subject: [PATCH V5 3/5] arm64: tegra: Add PCIe endpoint controllers nodes for Tegra194 Date: Tue, 3 Mar 2020 23:40:50 +0530 Message-ID: <20200303181052.16134-4-vidyas@nvidia.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20200303181052.16134-1-vidyas@nvidia.com> References: <20200303181052.16134-1-vidyas@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1583259036; bh=DP3XrEXrQOKgEnudMshyi9RFcPu/Q3Bm3jxCBNnsHj4=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=BwfTuPJFmbtSlAy+dip50F9CxmtVGPlNs09gTFUq9YMbK4z1SiLm9JVlk53JJxSwO r5CCY8Hu0+7I+pKFgMjKA+193BjivMxZFdmKQ3A3jHyJ+NuSKwBsdHuKs7nBHSnTk4 u2vx6+kYaq6seM8BtA5ySHxaWbqwbPXLzx5UDxbPgYZue/SwLjycHo5FrgjhqtdffH Ups4NI2453H7GkwytyaA1inF7u+dBwDPhHJJCyH+QeedQxV7yrK0QCIEPoEsftRAJv +EuxGMM0cTzLy+vwj1t+mi8ow8vWH31M0hndMAwcHi+61rizzyq9P5CTNTno+N8k35 ToVQ1Ohc9ydmA== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add endpoint mode controllers nodes for the dual mode PCIe controllers present in Tegra194 SoC. Signed-off-by: Vidya Sagar --- V5: * None V4: * None V3: * None V2: * None arch/arm64/boot/dts/nvidia/tegra194.dtsi | 99 ++++++++++++++++++++++++ 1 file changed, 99 insertions(+) diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi index ccac43be12ac..844e7fac30c5 100644 --- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi @@ -1481,6 +1481,105 @@ 0x82000000 0x0 0x40000000 0x1f 0x40000000 0x0 0xc0000000>; /* non-prefetchable memory (3GB) */ }; + pcie_ep@14160000 { + compatible = "nvidia,tegra194-pcie-ep", "snps,dw-pcie-ep"; + power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX4A>; + reg = <0x00 0x14160000 0x0 0x00020000 /* appl registers (128K) */ + 0x00 0x36040000 0x0 0x00040000 /* iATU_DMA reg space (256K) */ + 0x00 0x36080000 0x0 0x00040000 /* DBI reg space (256K) */ + 0x14 0x00000000 0x4 0x00000000>; /* Address Space (16G) */ + reg-names = "appl", "atu_dma", "dbi", "addr_space"; + + status = "disabled"; + + num-lanes = <4>; + num-ib-windows = <2>; + num-ob-windows = <8>; + + clocks = <&bpmp TEGRA194_CLK_PEX0_CORE_4>; + clock-names = "core"; + + resets = <&bpmp TEGRA194_RESET_PEX0_CORE_4_APB>, + <&bpmp TEGRA194_RESET_PEX0_CORE_4>; + reset-names = "apb", "core"; + + interrupts = ; /* controller interrupt */ + interrupt-names = "intr"; + + nvidia,bpmp = <&bpmp 4>; + + nvidia,aspm-cmrt-us = <60>; + nvidia,aspm-pwr-on-t-us = <20>; + nvidia,aspm-l0s-entrance-latency-us = <3>; + }; + + pcie_ep@14180000 { + compatible = "nvidia,tegra194-pcie-ep", "snps,dw-pcie-ep"; + power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX8B>; + reg = <0x00 0x14180000 0x0 0x00020000 /* appl registers (128K) */ + 0x00 0x38040000 0x0 0x00040000 /* iATU_DMA reg space (256K) */ + 0x00 0x38080000 0x0 0x00040000 /* DBI reg space (256K) */ + 0x18 0x00000000 0x4 0x00000000>; /* Address Space (16G) */ + reg-names = "appl", "atu_dma", "dbi", "addr_space"; + + status = "disabled"; + + num-lanes = <8>; + num-ib-windows = <2>; + num-ob-windows = <8>; + + clocks = <&bpmp TEGRA194_CLK_PEX0_CORE_0>; + clock-names = "core"; + + resets = <&bpmp TEGRA194_RESET_PEX0_CORE_0_APB>, + <&bpmp TEGRA194_RESET_PEX0_CORE_0>; + reset-names = "apb", "core"; + + interrupts = ; /* controller interrupt */ + interrupt-names = "intr"; + + nvidia,bpmp = <&bpmp 0>; + + nvidia,aspm-cmrt-us = <60>; + nvidia,aspm-pwr-on-t-us = <20>; + nvidia,aspm-l0s-entrance-latency-us = <3>; + }; + + pcie_ep@141a0000 { + compatible = "nvidia,tegra194-pcie-ep", "snps,dw-pcie-ep"; + power-domains = <&bpmp TEGRA194_POWER_DOMAIN_PCIEX8A>; + reg = <0x00 0x141a0000 0x0 0x00020000 /* appl registers (128K) */ + 0x00 0x3a040000 0x0 0x00040000 /* iATU_DMA reg space (256K) */ + 0x00 0x3a080000 0x0 0x00040000 /* DBI reg space (256K) */ + 0x1c 0x00000000 0x4 0x00000000>; /* Address Space (16G) */ + reg-names = "appl", "atu_dma", "dbi", "addr_space"; + + status = "disabled"; + + num-lanes = <8>; + num-ib-windows = <2>; + num-ob-windows = <8>; + + pinctrl-names = "default"; + pinctrl-0 = <&clkreq_c5_bi_dir_state>; + + clocks = <&bpmp TEGRA194_CLK_PEX1_CORE_5>; + clock-names = "core"; + + resets = <&bpmp TEGRA194_RESET_PEX1_CORE_5_APB>, + <&bpmp TEGRA194_RESET_PEX1_CORE_5>; + reset-names = "apb", "core"; + + interrupts = ; /* controller interrupt */ + interrupt-names = "intr"; + + nvidia,bpmp = <&bpmp 5>; + + nvidia,aspm-cmrt-us = <60>; + nvidia,aspm-pwr-on-t-us = <20>; + nvidia,aspm-l0s-entrance-latency-us = <3>; + }; + sysram@40000000 { compatible = "nvidia,tegra194-sysram", "mmio-sram"; reg = <0x0 0x40000000 0x0 0x50000>; -- 2.17.1