Received: by 2002:a17:90a:9307:0:0:0:0 with SMTP id p7csp3968092pjo; Tue, 3 Mar 2020 10:15:15 -0800 (PST) X-Google-Smtp-Source: ADFU+vvsZaQPc2CkNzmpbXrTdPN1Qin0Z8auUEi6nEr6ZXiikZCxkEuGY5qfyVaJuLPmVFvjVLmz X-Received: by 2002:aca:5447:: with SMTP id i68mr3224522oib.31.1583259315608; Tue, 03 Mar 2020 10:15:15 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1583259315; cv=none; d=google.com; s=arc-20160816; b=Bz0R+vHPZv8yz5JbA8Lk3t2AtoS+IfVVBvtU2aOfTqp2cE7K7hiDrn6Q6X/qVjFcWP oBW2hATUkE1NlcIcX8PsYlvMDTBm+Zy0sB5n/e2m03HKRLRBXqdy6dwKkrzYJgKVJV1B ux4tkgnnLtuMxiJ8JQFptsKsV8e/yD5yEMJbl2NOiLTZDxKMSvEFfD22mislvbKQisov YFwbZbmIoksxgOMsKHxVBZFJVI1nOxpfiTsDvS0RysrMjah6VPjt03qhDAW5LTydVoj6 uguNwbVCC+Regul4l2WYtTmwRjHsigjfirGznfPDn3gSWzCqyBgUFoG3iTmSiqpd4ufr 9Y6A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=3LnLpivKc9OM9v6zIN6nnfGAUgWdkTbhy7nEOq/+B0s=; b=spIznMyQJYhza+fwyFf6MDITMQ/5/VqGqVr9zrKPKxubsnbqMOW++zl2t0f9mrwy8r i5JaPU2qV/0x16OpbInJFC5kgGpSw80CeEJDIMxyd+bWjUNeMrtpL0Jd0fP/jJoi2Odw GHjzk+AWm1yj/tK9lrShiB+uduCn6wIaXdZbiP8si8zDkmgFh7Aasa/CuivISZen+cnP AhHVx12/ecUL70aE/6JHkvZeCBbUaM4heIrjQB+qrtQH8HNDZt0gS8NAAvVkSsb+g+Ad TwFg4q+xBSMQVIfrAsC01uOurthwsTX9LzgJMI9h/FgJrIQ0SYfQ1c9/hm2oOBLGSPQo y8Ew== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b="B/CFMRuv"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x80si8314140oif.111.2020.03.03.10.15.03; Tue, 03 Mar 2020 10:15:15 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b="B/CFMRuv"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732767AbgCCSOI (ORCPT + 99 others); Tue, 3 Mar 2020 13:14:08 -0500 Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:7598 "EHLO hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1731646AbgCCSOG (ORCPT ); Tue, 3 Mar 2020 13:14:06 -0500 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Tue, 03 Mar 2020 10:13:25 -0800 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Tue, 03 Mar 2020 10:14:06 -0800 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Tue, 03 Mar 2020 10:14:06 -0800 Received: from [10.25.75.175] (10.124.1.5) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Tue, 3 Mar 2020 18:14:01 +0000 Subject: Re: [PATCH V4 0/5] Add support for PCIe endpoint mode in Tegra194 To: Lorenzo Pieralisi CC: , , , , , , , , , , , , , , References: <20200303105418.2840-1-vidyas@nvidia.com> <20200303170103.GA9641@e121166-lin.cambridge.arm.com> X-Nvconfidentiality: public From: Vidya Sagar Message-ID: Date: Tue, 3 Mar 2020 23:43:58 +0530 User-Agent: Mozilla/5.0 (Windows NT 10.0; Win64; x64; rv:68.0) Gecko/20100101 Thunderbird/68.5.0 MIME-Version: 1.0 In-Reply-To: <20200303170103.GA9641@e121166-lin.cambridge.arm.com> X-Originating-IP: [10.124.1.5] X-ClientProxiedBy: HQMAIL101.nvidia.com (172.20.187.10) To HQMAIL107.nvidia.com (172.20.187.13) Content-Type: text/plain; charset="utf-8"; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1583259205; bh=3LnLpivKc9OM9v6zIN6nnfGAUgWdkTbhy7nEOq/+B0s=; h=X-PGP-Universal:Subject:To:CC:References:X-Nvconfidentiality:From: Message-ID:Date:User-Agent:MIME-Version:In-Reply-To: X-Originating-IP:X-ClientProxiedBy:Content-Type:Content-Language: Content-Transfer-Encoding; b=B/CFMRuv7JlCYSA0Wkq/F0VWN5UFk8YsJJ7+/5gB9YNb3BHV0EEUhjRvSDFlhPE1+ Qzlh1b1H8U5n9iTNleElru4F59pcRXY5ojnQzn277lQ0PXavk+os4CSAZHsXssjK2Z XMbEXXdI+HHCdX5El0mcj9kZTqAJDyoP//b7sXv52C2ZxMJjTKQBUrgjm9ShFosZek mLwUKDWXtWL13U5LU5A2S8ipJtX1bd361lpvufMmPwRKFAv8zdIDJ38Rj+lmRBxjQL PUS9x+kLY/Kfr2FbVOONBTxn8QoYolUksOn2WytXKafC/2/3tcH4qGyz9pMFJdpZgo vuBkUZAx1fn4A== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 3/3/2020 10:31 PM, Lorenzo Pieralisi wrote: > External email: Use caution opening links or attachments > > > On Tue, Mar 03, 2020 at 04:24:13PM +0530, Vidya Sagar wrote: >> Tegra194 has three (C0, C4 & C5) dual mode PCIe controllers that can operate >> either in root port mode or in end point mode but only in one mode at a time. >> Platform P2972-0000 supports enabling endpoint mode for C5 controller. This >> patch series adds support for PCIe endpoint mode in both the driver as well as >> in DT. >> This patch series depends on the changes made for Synopsys DesignWare endpoint >> mode subsystem that are recently accepted. >> @ https://patchwork.kernel.org/project/linux-pci/list/?series=202211 >> which in turn depends on the patch made by Kishon >> @ https://patchwork.kernel.org/patch/10975123/ >> which is also under review. >> >> V4: >> * Started using threaded irqs instead of kthreads > > Hi Vidya, > > sorry for the bother, may I ask you to rebase the series (after > answering Thierry's query) on top of my pci/endpoint branch please ? > > Please resend it and I will merge patches {1,2,5} then. Sure. I just sent V5 series rebasing patches on top of your pci/endpoint branch. Thanks, Vidya Sagar > > Thanks, > Lorenzo > >> V3: >> * Re-ordered patches in the series to make the driver change as the last patch >> * Took care of Thierry's review comments >> >> V2: >> * Addressed Thierry & Bjorn's review comments >> * Added EP mode specific binding documentation to already existing binding documentation file >> * Removed patch that enables GPIO controller nodes explicitly as they are enabled already >> >> Vidya Sagar (5): >> soc/tegra: bpmp: Update ABI header >> dt-bindings: PCI: tegra: Add DT support for PCIe EP nodes in Tegra194 >> arm64: tegra: Add PCIe endpoint controllers nodes for Tegra194 >> arm64: tegra: Add support for PCIe endpoint mode in P2972-0000 >> platform >> PCI: tegra: Add support for PCIe endpoint mode in Tegra194 >> >> .../bindings/pci/nvidia,tegra194-pcie.txt | 125 +++- >> .../boot/dts/nvidia/tegra194-p2972-0000.dts | 18 + >> arch/arm64/boot/dts/nvidia/tegra194.dtsi | 99 +++ >> drivers/pci/controller/dwc/Kconfig | 30 +- >> drivers/pci/controller/dwc/pcie-tegra194.c | 681 +++++++++++++++++- >> include/soc/tegra/bpmp-abi.h | 10 +- >> 6 files changed, 918 insertions(+), 45 deletions(-) >> >> -- >> 2.17.1 >>