Received: by 2002:a25:c205:0:0:0:0:0 with SMTP id s5csp4261815ybf; Wed, 4 Mar 2020 00:11:16 -0800 (PST) X-Google-Smtp-Source: ADFU+vtiiita0vqiSWeAGyEXbY8LhUgGXY7OzOJ6uVVGnbR3nHy79CW7ttTVu4WuaDJROhcfNRuj X-Received: by 2002:aca:f1c2:: with SMTP id p185mr950199oih.87.1583309476725; Wed, 04 Mar 2020 00:11:16 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1583309476; cv=none; d=google.com; s=arc-20160816; b=qTk1uETyxJ7N5QLDivWaP6vZpld/erMyXVLHUsx0BzX4E8Wrxo3hnQdQJgulQLMjnK CakybE5pALwgKEdYJjSNUVGzNl86mjDud0RruTDN+KPcZhYUYdr82RolZab9r2Gb5eDH x+KoJEWMb3DESS42THHS0tVgmn6gldosHT9j1OrGy/rINiln1SyhPAsmWh9o8Q5X0swh mAJcdLvWnajQS/VPyrY3BUUe7yq1xCEoA4CdIuNRMhUAf4dOCRAuFnjSfF+3ROHuHLzd kvzvCNdprs1Z2wvNwUdaX184IoL1NvK/w2M8kmv4JB8c8pklLUnhCdVbJvN3iDUr68Ii dV6Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:dkim-signature; bh=9+Gur4liQxZrb9Zq6YHMLRkrSMJr+7zsVz7UDw2bPG8=; b=Kf1+m8aOp0H/X+pJlm/62eaieAvO02nXZPVXTyQ9eCgOZc7IRwPsgUWrdmLp/jWydW BuqfgyodL2G5fagv+7UJyqZ/2taaSk1b7egfZ3Rir42X8E44fMp7CdRxLGkLhJbs4mbe dXGYDIXru6H1GMTXK28jZkViF9tbuT0wLMsGK068a8O4aYoa8Fspol9cwvvRBpPiMt0i uHVUmIEjs8/1m56yHKzrRW3vFvUKv+N/zn1US188OhXDyRPN0XlyjugqdQNGhlsVYKEX qVklWyF4tUYfwpKSlHlMA+FV7fpSmc66uJ8Aj0q+q4DY2y95y2NaDaByUQ9RE0AIoh5s YR+w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@st.com header.s=STMicroelectronics header.b=q9IMOaqv; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=st.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o1si687436otk.154.2020.03.04.00.11.05; Wed, 04 Mar 2020 00:11:16 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@st.com header.s=STMicroelectronics header.b=q9IMOaqv; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=st.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728904AbgCDIK2 (ORCPT + 99 others); Wed, 4 Mar 2020 03:10:28 -0500 Received: from mx07-00178001.pphosted.com ([62.209.51.94]:34933 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728482AbgCDIK2 (ORCPT ); Wed, 4 Mar 2020 03:10:28 -0500 Received: from pps.filterd (m0046037.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.16.0.42/8.16.0.42) with SMTP id 02487rck032634; Wed, 4 Mar 2020 09:10:09 +0100 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=st.com; h=from : to : cc : subject : date : message-id : in-reply-to : references : mime-version : content-type; s=STMicroelectronics; bh=9+Gur4liQxZrb9Zq6YHMLRkrSMJr+7zsVz7UDw2bPG8=; b=q9IMOaqvtnNPcV8kSycSRkPVCm0vA3gqtvkWM5uqnE7hGaAj2Q5xtiYVNnE6HnnwUt8o jZqcvPcYTNl+nwB/iIXnkBeIOqPu7mLU1D5AFYcnpCC0iaGOyxX5xmEe17i39uaPuUxi oNkTOeN9FXi33XdUMoyA6zWY079DKnsLTWuwf/V2/MOaj/+EunG1G/g88EQNdnaLRsdp B1Yfkw6q6w7atnZWZzPiGZw2qbhYK0SMvrgmZIlBOGTlD87fO7BCj0QSiWxB1ppb+roY kBJusWnBpZNyjXraXxf7YTUa3Eqa0xMIPyjPhQdrYson5R5jWnYPjjcrC/o9Xnk/ZM0H 5Q== Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 2yfem0ybx6-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Wed, 04 Mar 2020 09:10:09 +0100 Received: from euls16034.sgp.st.com (euls16034.sgp.st.com [10.75.44.20]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 70A1110003E; Wed, 4 Mar 2020 09:10:07 +0100 (CET) Received: from Webmail-eu.st.com (sfhdag6node1.st.com [10.75.127.16]) by euls16034.sgp.st.com (STMicroelectronics) with ESMTP id 6361821FE85; Wed, 4 Mar 2020 09:10:07 +0100 (CET) Received: from localhost (10.75.127.47) by SFHDAG6NODE1.st.com (10.75.127.16) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 4 Mar 2020 09:10:06 +0100 From: Yann Gautier To: Maxime Coquelin , Alexandre Torgue , Rob Herring , Mark Rutland , , , , CC: Yann Gautier Subject: [PATCH 2/3] ARM: dts: stm32: add disable-wp property for SD-card on STM32MP1 boards Date: Wed, 4 Mar 2020 09:09:55 +0100 Message-ID: <20200304080956.7699-3-yann.gautier@st.com> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20200304080956.7699-1-yann.gautier@st.com> References: <20200304080956.7699-1-yann.gautier@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.75.127.47] X-ClientProxiedBy: SFHDAG1NODE3.st.com (10.75.127.3) To SFHDAG6NODE1.st.com (10.75.127.16) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:6.0.138,18.0.572 definitions=2020-03-04_01:2020-03-03,2020-03-04 signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On STM32MP1 DK1, DK2, ED1 and EV1 boards, there is only a micro SD socket. This is also the case on Avenger board. They don't support the Write Protect pin. The disable-wp is then added in the SD-cards sdmmc1 nodes. This avoids executing some code and a warning during driver probe. Signed-off-by: Yann Gautier --- arch/arm/boot/dts/stm32mp157a-avenger96.dts | 1 + arch/arm/boot/dts/stm32mp157c-ed1.dts | 1 + arch/arm/boot/dts/stm32mp15xx-dkx.dtsi | 1 + 3 files changed, 3 insertions(+) diff --git a/arch/arm/boot/dts/stm32mp157a-avenger96.dts b/arch/arm/boot/dts/stm32mp157a-avenger96.dts index 2bdfab192a39..8e060219751b 100644 --- a/arch/arm/boot/dts/stm32mp157a-avenger96.dts +++ b/arch/arm/boot/dts/stm32mp157a-avenger96.dts @@ -301,6 +301,7 @@ pinctrl-1 = <&sdmmc1_b4_od_pins_a>; pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>; cd-gpios = <&gpioi 8 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>; + disable-wp; st,sig-dir; st,neg-edge; st,use-ckin; diff --git a/arch/arm/boot/dts/stm32mp157c-ed1.dts b/arch/arm/boot/dts/stm32mp157c-ed1.dts index 5daaec3aec9b..6f8d23a7d4a6 100644 --- a/arch/arm/boot/dts/stm32mp157c-ed1.dts +++ b/arch/arm/boot/dts/stm32mp157c-ed1.dts @@ -314,6 +314,7 @@ pinctrl-1 = <&sdmmc1_b4_od_pins_a &sdmmc1_dir_pins_a>; pinctrl-2 = <&sdmmc1_b4_sleep_pins_a &sdmmc1_dir_sleep_pins_a>; cd-gpios = <&gpiog 1 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>; + disable-wp; st,sig-dir; st,neg-edge; st,use-ckin; diff --git a/arch/arm/boot/dts/stm32mp15xx-dkx.dtsi b/arch/arm/boot/dts/stm32mp15xx-dkx.dtsi index 02d52eb3c34f..6897119cadc9 100644 --- a/arch/arm/boot/dts/stm32mp15xx-dkx.dtsi +++ b/arch/arm/boot/dts/stm32mp15xx-dkx.dtsi @@ -480,6 +480,7 @@ pinctrl-1 = <&sdmmc1_b4_od_pins_a>; pinctrl-2 = <&sdmmc1_b4_sleep_pins_a>; cd-gpios = <&gpiob 7 (GPIO_ACTIVE_LOW | GPIO_PULL_UP)>; + disable-wp; st,neg-edge; bus-width = <4>; vmmc-supply = <&v3v3>; -- 2.17.1