Received: by 2002:a25:c205:0:0:0:0:0 with SMTP id s5csp4460260ybf; Wed, 4 Mar 2020 04:28:33 -0800 (PST) X-Google-Smtp-Source: ADFU+vsXhDE6SQZ6/9R3QnyUq1iZArhOPtUwrdtLKRMllf1CBl58W5h6igHv4/l19RXH9WtH2KkZ X-Received: by 2002:a05:6830:1051:: with SMTP id b17mr2208392otp.158.1583324913160; Wed, 04 Mar 2020 04:28:33 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1583324913; cv=none; d=google.com; s=arc-20160816; b=Pvzczjrcf2NvW/vSOm/BVifBRTJvQBwt7rUttHZd4qozKuYmyxZSqnvWxXbaKyGwRA TA1bRrxjBET2KVG8ehe/ysyD9e7oGmraVyDm9T4y1AwMLaUokm3GICnW0f8T4KDxB4em zUISUoA+blvCHKQSN4VX+4AMWD3GXoLKH2k4DUX9tjaSp2LPs1HtZz1AU09grw1DWpuu Fp2JS8fn7KDTGM3CIMliwiylH10vQmKowf8y6/graiYMm2RMpKEMzvUxJdCDQ+yFu2TB 1EHQu3RLBMHU3FB0Iox911qR5GksqaAs4nvWV/9kMQR2a3/x5TPtCiiZBhmqtUSS0mGt ukCQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=KKkuHeU9CpwMOnIkT2OcsZVwB70uxOQQ30uMUs7tedI=; b=Vt/YtvGl3Uwi703H7dNuOsCgkb3OUHucX4E+J65gB+BCw4LVBh7hmSV2IlP5gQP2jH YpbMdgZr0IRMimhqfF7ZWx3hYGco5xAwHMx5svpAC9wFZrv97jRTQq1RI1xs6kiSe1fs ZRYniyicHgMtiUzb0Dq0LLqmRgFMKKtGO0g2d7L7g+BplJZY2DzOIlZSaryXfLNHBUG8 vVpXbnoJ/qtJrnTXV6xU2MJ3cNJmQN2UwV1f6LbS2XEnVr0f74nALEJHt/E9BSM11wju Bbf5F+ASYrHnrQzUWtrpFQTuOQnYgJl1A/DMuDH22tvQdoWeYVjl5oQEVNfH/SwRa0qn zyZw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r7si1051524oic.229.2020.03.04.04.28.20; Wed, 04 Mar 2020 04:28:33 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2387987AbgCDM2R (ORCPT + 99 others); Wed, 4 Mar 2020 07:28:17 -0500 Received: from foss.arm.com ([217.140.110.172]:33686 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2387801AbgCDM2R (ORCPT ); Wed, 4 Mar 2020 07:28:17 -0500 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 7A82331B; Wed, 4 Mar 2020 04:28:16 -0800 (PST) Received: from e121166-lin.cambridge.arm.com (e121166-lin.cambridge.arm.com [10.1.196.255]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id CF4C83F534; Wed, 4 Mar 2020 04:28:14 -0800 (PST) Date: Wed, 4 Mar 2020 12:28:12 +0000 From: Lorenzo Pieralisi To: Kevin Hilman Cc: Remi Pommarel , Kishon Vijay Abraham I , Yue Wang , Bjorn Helgaas , Neil Armstrong , Martin Blumenstingl , Rob Herring , Jerome Brunet , linux-amlogic@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-pci@vger.kernel.org Subject: Re: [PATCH v6 0/7] PCI: amlogic: Make PCIe working reliably on AXG platforms Message-ID: <20200304122812.GB6613@e121166-lin.cambridge.arm.com> References: <20200123232943.10229-1-repk@triplefau.lt> <20200224141549.GB15614@e121166-lin.cambridge.arm.com> <7h8sklbcmo.fsf@baylibre.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <7h8sklbcmo.fsf@baylibre.com> User-Agent: Mutt/1.9.4 (2018-02-28) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Sat, Feb 29, 2020 at 05:07:43PM +0100, Kevin Hilman wrote: > Lorenzo Pieralisi writes: > > > On Fri, Jan 24, 2020 at 12:29:36AM +0100, Remi Pommarel wrote: > >> PCIe device probing failures have been seen on AXG platforms and were > >> due to unreliable clock signal output. Setting HHI_MIPI_CNTL0[26] bit > >> in MIPI's PHY registers solved the problem. This bit controls band gap > >> reference. > >> > >> As discussed here [1] one of these shared MIPI/PCIE analog PHY register > >> bits was implemented in the clock driver as CLKID_MIPI_ENABLE. This adds > >> a PHY driver to control this bit instead, as well as setting the band > >> gap one in order to get reliable PCIE communication. > >> > >> While at it add another PHY driver to control PCIE only PHY registers, > >> making AXG code more similar to G12A platform thus allowing to remove > >> some specific platform handling in pci-meson driver. > >> > >> Please note that CLKID_MIPI_ENABLE removable will be done in a different > >> serie. > >> > >> Changes since v5: > >> - Add additionalProperties in device tree binding documentation > >> - Make analog PHY required > >> > >> Changes since v4: > >> - Rename the shared MIPI/PCIe PHY to analog > >> - Chain the MIPI/PCIe PHY to the PCIe one > >> > >> Changes since v3: > >> - Go back to the shared MIPI/PCIe phy driver solution from v2 > >> - Remove syscon usage > >> - Add all dt-bindings documentation > >> > >> Changes since v2: > >> - Remove shared MIPI/PCIE device driver and use syscon to access register > >> in PCIE only driver instead > >> - Include devicetree documentation > >> > >> Changes sinve v1: > >> - Move HHI_MIPI_CNTL0 bit control in its own PHY driver > >> - Add a PHY driver for PCIE_PHY registers > >> - Modify pci-meson.c to make use of both PHYs and remove specific > >> handling for AXG and G12A > >> > >> [1] https://lkml.org/lkml/2019/12/16/119 > >> > >> Remi Pommarel (7): > >> dt-bindings: Add AXG PCIE PHY bindings > >> dt-bindings: Add AXG shared MIPI/PCIE analog PHY bindings > >> dt-bindings: PCI: meson: Update PCIE bindings documentation > >> arm64: dts: meson-axg: Add PCIE PHY nodes > >> phy: amlogic: Add Amlogic AXG MIPI/PCIE analog PHY Driver > >> phy: amlogic: Add Amlogic AXG PCIE PHY Driver > >> PCI: amlogic: Use AXG PCIE > >> > >> .../bindings/pci/amlogic,meson-pcie.txt | 22 +- > >> .../amlogic,meson-axg-mipi-pcie-analog.yaml | 35 ++++ > >> .../bindings/phy/amlogic,meson-axg-pcie.yaml | 52 +++++ > >> arch/arm64/boot/dts/amlogic/meson-axg.dtsi | 16 ++ > >> drivers/pci/controller/dwc/pci-meson.c | 116 ++--------- > >> drivers/phy/amlogic/Kconfig | 22 ++ > >> drivers/phy/amlogic/Makefile | 12 +- > >> .../amlogic/phy-meson-axg-mipi-pcie-analog.c | 188 +++++++++++++++++ > >> drivers/phy/amlogic/phy-meson-axg-pcie.c | 192 ++++++++++++++++++ > >> 9 files changed, 543 insertions(+), 112 deletions(-) > >> create mode 100644 Documentation/devicetree/bindings/phy/amlogic,meson-axg-mipi-pcie-analog.yaml > >> create mode 100644 Documentation/devicetree/bindings/phy/amlogic,meson-axg-pcie.yaml > >> create mode 100644 drivers/phy/amlogic/phy-meson-axg-mipi-pcie-analog.c > >> create mode 100644 drivers/phy/amlogic/phy-meson-axg-pcie.c > > > > Hi Remi, > > > > I am ready to pull this series in, do you want me to ? Or you prefer > > it to go via a different tree upstream ? > > To avoid conflicts, I'll take the DT patch (PATCH 4/7) through my > amlogic tree, but feel free to take the rest. Applied patches [1,2,3,5,6,7] to pci/amlogic for v5.7, thanks. Lorenzo