Received: by 2002:a17:90a:9307:0:0:0:0 with SMTP id p7csp5101621pjo; Wed, 4 Mar 2020 08:56:34 -0800 (PST) X-Google-Smtp-Source: ADFU+vtCEVu7ZEWNxcbs184AA83lS7okaCls0dyjYb1bKyYk8qY3boWrIMLwuKBbA6wSfSY8/rd8 X-Received: by 2002:a9d:69d7:: with SMTP id v23mr3136628oto.40.1583340994604; Wed, 04 Mar 2020 08:56:34 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1583340994; cv=none; d=google.com; s=arc-20160816; b=KaTP4Pw2E/YE1kzbbRveApMeyJVcubqzjwPSzMTClXJTWGYZhNrtxCUuo6NtSKLH3l NAEtQFry7oUrz+Qae7N+zykuIP73oE5DE6gP8IdaQucHidAjISlDYdRz7J2ZLYVBHT3C me8s3Eham9gMJrfaAgCQ2NYVmG8WRquRNbQ3/XGlulSK5sl1J3iZN2e4VQIEk8ZBjKpb nH/Ry+cisYY8vbkKLFp51+w65ybe8wn2HA8zcZEiw01FtcOJfhEPnV6gMuv2bd3AWVpq 8GWKFY3nOEciFxu3GBihx/X5bu2ayco8svaZrL4cYnzPEiu8iId9m5y4aoOH4+nWorwg gmoQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:content-language :content-transfer-encoding:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=V6hF+zTTJYoSRYhh12pvPli4XWsV3JV1TmyqngaCols=; b=iNmrn4YQ9trbeYf6kiWLDfWmW+2MVevoec+eiz4c3wDGC4s261DdRFt658gla9dsBZ yWnUhdKYQZ6WjbC9S1pKHJPFoTuN/4KC01ktxk14GpBJiIp/N2wHGkJN5SZyWhJ9EBPr y321tbANtjAIHSmvWs5lf53+nx8T7nLp7NQ3v5BERZLcqFbRkXP9hWv5xp+XC4wsXxPf JkYsu65DQzuDT94askg9nbA9S52o0jYNOS7He+TwwERGKeTzyyHM2Ls9R49r4hryg3ML Yz230FX0AbXB3HBAqLmzY5ZVu88kkLrRCOlIATNIpqvABvrS3vtkpz/YFKSOCJK5wjqa mP1g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=Gs3HPH5n; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e206si1433393oib.210.2020.03.04.08.56.22; Wed, 04 Mar 2020 08:56:34 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=Gs3HPH5n; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729389AbgCDQz5 (ORCPT + 99 others); Wed, 4 Mar 2020 11:55:57 -0500 Received: from hqnvemgate24.nvidia.com ([216.228.121.143]:10147 "EHLO hqnvemgate24.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727023AbgCDQz4 (ORCPT ); Wed, 4 Mar 2020 11:55:56 -0500 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate24.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Wed, 04 Mar 2020 08:54:29 -0800 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Wed, 04 Mar 2020 08:55:54 -0800 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Wed, 04 Mar 2020 08:55:54 -0800 Received: from [10.2.174.88] (10.124.1.5) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 4 Mar 2020 16:55:53 +0000 Subject: Re: LKFT: arm x15: mmc1: cache flush error -110 To: Ulf Hansson CC: Jon Hunter , Bitan Biswas , Adrian Hunter , Naresh Kamboju , Jens Axboe , Alexei Starovoitov , linux-block , , open list , "linux-mmc@vger.kernel.org" , Arnd Bergmann , John Stultz , Faiz Abbas , Thierry Reding , Anders Roxell , Kishon References:

<6523119a-50ac-973a-d1cd-ab1569259411@nvidia.com>

<0963b60f-15e7-4bc6-10df-6fc8003e4d42@nvidia.com> <34fd84d7-387b-b6f3-7fb3-aa490909e205@ti.com> <5e9b5646-bd48-e55b-54ee-1c2c41fc9218@nvidia.com> From: Sowjanya Komatineni Message-ID: <757853cf-987e-f6b6-9259-b4560a031692@nvidia.com> Date: Wed, 4 Mar 2020 08:56:04 -0800 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:60.0) Gecko/20100101 Thunderbird/60.9.0 MIME-Version: 1.0 In-Reply-To: X-Originating-IP: [10.124.1.5] X-ClientProxiedBy: HQMAIL111.nvidia.com (172.20.187.18) To HQMAIL107.nvidia.com (172.20.187.13) Content-Type: text/plain; charset="utf-8"; format=flowed Content-Transfer-Encoding: 7bit Content-Language: en-US DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1583340870; bh=V6hF+zTTJYoSRYhh12pvPli4XWsV3JV1TmyqngaCols=; h=X-PGP-Universal:Subject:To:CC:References:From:Message-ID:Date: User-Agent:MIME-Version:In-Reply-To:X-Originating-IP: X-ClientProxiedBy:Content-Type:Content-Transfer-Encoding: Content-Language; b=Gs3HPH5nxAyQ4Q/dUKdodBsSs8zVJJodEA5nTG+HZX/m58Wm6swHVOvQcPCSUN+Ez e2wLoh732bwDnkPvzjZP/lgQnSoGNmQ0DNgb+zN24j+LMi5vWCk3YcZs9owzB7/T9u uuHjrZmrk37T3rEQeGRpJSWSFZbq1cmrOTV/Zy1zQ8T88c7sAbk2abWuccrAKdVGAk p5G77rJZ3JJ0J7Gz1yEBtMG2yM3GH9IOPR/0IJyPVugz+HQHuAj5r3FDv5TmkShGYe kwM6CvuzncjiaMo4IrQYSn0DZw3sTRDwyTz9sEXD8tzZF+7gzGF/KJiRPRiBgn0Y+G LfgDK+AOPWcJA== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 3/4/20 2:18 AM, Ulf Hansson wrote: > External email: Use caution opening links or attachments > > > [...] > >> So, from my side, me and Anders Roxell, have been collaborating on >> testing the behaviour on a TI Beagleboard x15 (remotely with limited >> debug options), which is using the sdhci-omap variant. I am trying to >> get hold of an Nvidia jetson-TX2, but not found one yet. These are the >> conclusions from the observed behaviour on the Beagleboard for the >> CMD6 cache flush command. >> >> First, the reported host->max_busy_timeout is 2581 (ms) for the >> sdhci-omap driver in this configuration. >> >> 1. As we all know by now, the cache flush command (CMD6) fails with >> -110 currently. This is when MMC_CACHE_FLUSH_TIMEOUT_MS is set to 30 * >> 1000 (30s), which means __mmc_switch() drops the MMC_RSP_BUSY flag >> from the command. >> >> 2. Changing the MMC_CACHE_FLUSH_TIMEOUT_MS to 2000 (2s), means that >> the MMC_RSP_BUSY flag becomes set by __mmc_switch, because of the >> timeout_ms parameter is less than max_busy_timeout (2000 < 2581). >> Then everything works fine. >> >> 3. Updating the code to again use 30s as the >> MMC_CACHE_FLUSH_TIMEOUT_MS, but instead forcing the MMC_RSP_BUSY to be >> set, even when the timeout_ms becomes greater than max_busy_timeout. >> This also works fine. >> >> Clearly this indicates a problem that I think needs to be addressed in >> the sdhci driver. However, of course I can revert the three discussed >> patches to fix the problem, but that would only hide the issues and I >> am sure we would then get back to this issue, sooner or later. >> >> To fix the problem in the sdhci driver, I would appreciate if someone >> from TI and Nvidia can step in to help, as I don't have the HW on my >> desk. >> >> Comments or other ideas of how to move forward? > [...] > >> Hi Ulf, >> >> I could repro during suspend on Jetson TX1/TX2 as when it does mmc flush cache. > Okay, great. > >> >> Timeout I see is for switch status CMD13 after sending CMD6 as device side CMD6 is still inflight while host sends CMD13 as we are using R1 response type with timeout_ms changes to 30s. >> >> >> >> Earlier we used timeout_ms of 0 for CMD6 flush cache, and with it uses R1B response type and host will wait for busy state followed by response from device for CMD6 and then data lines go High. >> >> >> >> Now with timeout_ms changed to 30s, we use R1 response and SW waits for busy by checking for DAT0 line to go High. > If I understand correctly, because of the timeout now set to 30s, > MMC_RSP_BUSY becomes disabled in __mmc_switch() for your case in > sdhci-tegra as well? Yes > > In other words, mmc_poll_for_busy() is being called, which in your > case means the ->card_busy() host ops (set to sdhci_card_busy() in > your case) will be invoked to wait for the card to stop signal busy on > DAT0. > > This indicates to me, that the ->card_busy() ops returns zero to > inform that the card is *not* busy, even if the card actually signals > busy? Is that correct? Yes > >> >> >> With R1B type, host design after sending command at end of completion after end bit waits for 2 cycles for data line to go low (busy state from device) and waits for response cycles after which data lines will go back high and then we issue switch status CMD13. >> >> >> >> With R1 type, host after sending command and at end of completion after end bit, DATA lines will go high immediately as its R1 type and switch status CMD13 gets issued but by this time it looks like CMD6 on device side is still in flight for sending status and data. > So, yes, using R1 instead of R1B triggers a different behaviour, but > according to the eMMC spec it's perfectly allowed to issue a CMD13 > even if the card signals busy on DAT0. The CMD13 is not using the DATA > lines, so this should work. > > If I understand correctly, your driver (and controller?) has issues > with coping with this scenario. Is it something that can be fixed? > >> >> 30s timeout is the wait time for data0 line to go high and mmc_busy_status will return success right away with R1 response type and SW sends switch status CMD13 but during that time on device side looks like still processing CMD6 as we are not waiting for enough time when we use R1 response type. > Right, as stated above, isn't sdhci_card_busy() working for your case? > Can we fix it? sdhci_card_busy() returned 0 indicating its not busy. Based on our host design, When CMD6 is issued with R1 type, we program it as NO_RESPONSE and with this command complete interrupt happens right at end bit of command and there will be no transfer complete interrupt. When CMD6 is issued with R1B type, we program is as R1B RESP_SHORT and with this command complete is end bit of device resp and transfer complete interrupt will be when DAT0 LOW -> HIGH. Regardless of R1/R1B, device side CMD6 will always have busy state on D0 and response on CMD lines. There will be 2 clock cycles period after sending CMD6 for device to send busy state on data0. In case of R1 type, after sending command DAT will stay high and looks like we are polling for busy early before busy state has started and sending CMD13 while device is busy and sending response on CMD line is causing timeout. Probably with this specific case of CMD6 with R1 type, to wait for card busy we should poll for DAT0 to go Low first and then to go High?? > >> >> >> >> Actually we always use R1B with CMD6 as per spec. > I fully agree that R1B is preferable, but it's not against the spec to > send CMD13 to poll for busy. > > Moreover, we need to cope with the scenario when the host has > specified a maximum timeout that isn't sufficiently long enough for > the requested operation. Do you have another proposal for how to > manage this, but disabling MMC_RSP_BUSY? > > Let's assume you driver would get a R1B for the CMD6 (we force it), > then what timeout would the driver be using if we would set > cmd.busy_timeout to 30ms? > > Kind regards > Uffe