Received: by 2002:a25:c205:0:0:0:0:0 with SMTP id s5csp4744417ybf; Wed, 4 Mar 2020 09:48:53 -0800 (PST) X-Google-Smtp-Source: ADFU+vsBziU/P828skgMpFCJdg1SZc5PcOHkG8PLcuz3YOCv5RxaVOR9hE/IyEIZ+rNcxLSyW9N/ X-Received: by 2002:a05:6830:15d3:: with SMTP id j19mr3081432otr.51.1583344133387; Wed, 04 Mar 2020 09:48:53 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1583344133; cv=none; d=google.com; s=arc-20160816; b=xeb5vkIRDdyy8ynJ49oB4kfafXx99Ip8Z4STSPEDubOO5V7rvCQBi/XkdK6SILwEgA GGl0ZYRr0x5YSh3+YsbMz5KSPTysNzCVCpKbuCOQhIg3E0O7iP05lRCebRGBRfh2nKlY vwhkrVt6B4UrCIpvd4rmL1da6Mj36gkcZMWaTT+Lqzxl1AMH7a5XAL/pSilT2l+9waPM bkwB35yz3KAS7mJolbSuiRUJEnHr9uzpkTnduwvJgJvgAaV8ekwNNkgNjWDxnXQ4AoJD 9a9CPi+9vnx51cIFSZO7Xtpv7gmjpQeNI4CWsfpoOHnoaGhGFxmNgAThlei6mTqfoQBR M7TA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=Klm/gkugAZBInebtG/UbZEqoUEq+E4EHAWBVa5BsR88=; b=F+xa4pkYbTAzeB7o7+nfn0y27rg+QnVBf9oyjj0ye0ZHXr8f4nvR5a22z5f2sO0yl/ gq/hWmEjmdCNXLFI1OOQkB0rjHT+sMOwbkBCwmsSDwKV1soI/Hg/2Y3mpRcNypcSIbzL Ki0Zy6JmnfY9swDgbjXqwrPhGjLEK4xMWbHZRVLusURQ+pu0lPzVN70/RA0eaa0tlZYQ GY9dheOJo386Kl3XHAXRUz68xZwXjr5CG3uzoWHCf73PFDYk5GOimNTuk/pWCHmX4gge VijeuvyqTJGQ86Qt5cctxe+nMyo8O7L6MjzwoAkwk3YqorEZGrJPGCJ1FPPKFJzaIKjq GTZg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=N9D+7aqj; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s6si1612614otq.115.2020.03.04.09.48.41; Wed, 04 Mar 2020 09:48:53 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=N9D+7aqj; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730040AbgCDRsb (ORCPT + 99 others); Wed, 4 Mar 2020 12:48:31 -0500 Received: from mail-pf1-f194.google.com ([209.85.210.194]:42766 "EHLO mail-pf1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730026AbgCDRsb (ORCPT ); Wed, 4 Mar 2020 12:48:31 -0500 Received: by mail-pf1-f194.google.com with SMTP id f5so1312301pfk.9 for ; Wed, 04 Mar 2020 09:48:30 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to:user-agent; bh=Klm/gkugAZBInebtG/UbZEqoUEq+E4EHAWBVa5BsR88=; b=N9D+7aqjeuqrhULxHFuo0njvU779IDQ5vYLMBRWjiNsefh9Pp0rhzeZZP+9OXOCSd7 j3wjTyTCMtLHnT+WBrnaUCo7ltxToS4ZxEUk1y69gA5jwyaHE3+oha13Lb5jH4NxOtMD 9jMEq5oG8QGhs57rGrihfbQ+3Ql/sqiKElrsVnD+99H1pL13lkwUFKADglxu/WfVgNOI Lkb/vIKMM3CRKcnkfhRTfG9huJ9R6xgq7Y9+JCZ9HXxxrdNA/u+5WW68CASQUqNggEKK uGKkzGIhJt18BbYupgzBFGbtw4JzkiLU8RIsXvUMP2n5ldQOaIYSHWTXl8g37xX7xr69 NHBg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to:user-agent; bh=Klm/gkugAZBInebtG/UbZEqoUEq+E4EHAWBVa5BsR88=; b=XhU4l0TdeDkVNpBuGGQmjjE5ENfTChiX5zX1Lxqb3j2gQ9bBTLqNZXyrnEnE22cIc/ T0VaSL8iOo4dGrwf4iPq2iwGkEqV7v9BzS30oSP1SJ3GnOQGbuLJweNBOu6HaKobSvWQ 1gGebJVjrCm5l15SVdhywZahhBHO8ntuMJeFAC/kCiRxKQYIXGU34tAXtlrkIUoTeVyM wPYEcN4mb0Sjel5dJpuzKVpqiLuelbdXRsjSOGKtXVrR9JM25cH4mU6M9cvPXB7U0L5K aJ6iRCfu+kgUUne0VPLio1IAyAT0p36kfY1xyk9i/rPKj2ca/BsmqWAl0yKemNbKRkte VcPA== X-Gm-Message-State: ANhLgQ2+O2kfTffoYAZzFTR8Oyf2+A+Q4uuC125bMh83cWTnOUfBTlN+ eI1QnFEZ3rz48JoIB0HZ4EkVuw== X-Received: by 2002:a62:154d:: with SMTP id 74mr1836149pfv.92.1583344109940; Wed, 04 Mar 2020 09:48:29 -0800 (PST) Received: from xps15 (S0106002369de4dac.cg.shawcable.net. [68.147.8.254]) by smtp.gmail.com with ESMTPSA id q21sm30322579pff.105.2020.03.04.09.48.28 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 04 Mar 2020 09:48:29 -0800 (PST) Date: Wed, 4 Mar 2020 10:48:27 -0700 From: Mathieu Poirier To: Tero Kristo Cc: bjorn.andersson@linaro.org, ohad@wizery.com, linux-remoteproc@vger.kernel.org, afd@ti.com, s-anna@ti.com, linux-kernel@vger.kernel.org, linux-omap@vger.kernel.org Subject: Re: [PATCHv7 07/15] remoteproc/omap: Add support for DRA7xx remote processors Message-ID: <20200304174827.GF8197@xps15> References: <20200221101936.16833-1-t-kristo@ti.com> <20200221101936.16833-8-t-kristo@ti.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20200221101936.16833-8-t-kristo@ti.com> User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Fri, Feb 21, 2020 at 12:19:28PM +0200, Tero Kristo wrote: > From: Suman Anna > > DRA7xx/AM57xx SoCs have two IPU and up to two DSP processor subsystems > for offloading different computation algorithms. The IPU processor > subsystem contains dual-core ARM Cortex-M4 processors, and is very > similar to those on OMAP5. The DSP processor subsystem is based on > the TI's standard TMS320C66x DSP CorePac core. > > Support has been added to the OMAP remoteproc driver through new > DRA7xx specific compatibles for properly probing and booting all > the different processor subsystem instances on DRA7xx/AM57xx > SoCs - IPU1, IPU2, DSP1 & DSP2. A build dependency with SOC_DRA7XX > is added to enable the driver to be built in DRA7xx-only configuration. > > The DSP boot address programming needed enhancement for DRA7xx as the > boot register fields are different on DRA7 compared to OMAP4 and OMAP5 > SoCs. The register on DRA7xx contains additional fields within the > register and the boot address bit-field is right-shifted by 10 bits. > The internal memory parsing logic has also been updated to compute > the device addresses for the L2 RAM for DSP devices using relative > addressing logic, and to parse two additional RAMs at L1 level - L1P > and L1D. This allows the remoteproc driver to support loading into > these regions for a small subset of firmware images requiring as > such. The most common usage would be to use the L1 programmable > RAMs as L1 Caches. > > The firmware lookup logic also has to be adjusted for DRA7xx as > there are (can be) more than one instance of both the IPU and DSP > remote processors for the first time in OMAP4+ SoCs. > > Signed-off-by: Suman Anna > [t-kristo@ti.com: moved address translation quirks to pdata] > Signed-off-by: Tero Kristo > --- > drivers/remoteproc/Kconfig | 2 +- > drivers/remoteproc/omap_remoteproc.c | 38 +++++++++++++++++++++++++++- > 2 files changed, 38 insertions(+), 2 deletions(-) > > diff --git a/drivers/remoteproc/Kconfig b/drivers/remoteproc/Kconfig > index de3862c15fcc..b52abc2268cc 100644 > --- a/drivers/remoteproc/Kconfig > +++ b/drivers/remoteproc/Kconfig > @@ -35,7 +35,7 @@ config MTK_SCP > > config OMAP_REMOTEPROC > tristate "OMAP remoteproc support" > - depends on ARCH_OMAP4 || SOC_OMAP5 > + depends on ARCH_OMAP4 || SOC_OMAP5 || SOC_DRA7XX > depends on OMAP_IOMMU > select MAILBOX > select OMAP2PLUS_MBOX > diff --git a/drivers/remoteproc/omap_remoteproc.c b/drivers/remoteproc/omap_remoteproc.c > index 872cd0df342b..8c3dc0edae95 100644 > --- a/drivers/remoteproc/omap_remoteproc.c > +++ b/drivers/remoteproc/omap_remoteproc.c > @@ -34,10 +34,13 @@ > * struct omap_rproc_boot_data - boot data structure for the DSP omap rprocs > * @syscon: regmap handle for the system control configuration module > * @boot_reg: boot register offset within the @syscon regmap > + * @boot_reg_shift: bit-field shift required for the boot address value in > + * @boot_reg > */ > struct omap_rproc_boot_data { > struct regmap *syscon; > unsigned int boot_reg; > + unsigned int boot_reg_shift; > }; > > /** > @@ -161,6 +164,8 @@ static int omap_rproc_write_dsp_boot_addr(struct rproc *rproc) > struct omap_rproc *oproc = rproc->priv; > struct omap_rproc_boot_data *bdata = oproc->boot_data; > u32 offset = bdata->boot_reg; > + u32 value; > + u32 mask; > > if (rproc->bootaddr & (SZ_1K - 1)) { > dev_err(dev, "invalid boot address 0x%x, must be aligned on a 1KB boundary\n", > @@ -168,7 +173,10 @@ static int omap_rproc_write_dsp_boot_addr(struct rproc *rproc) > return -EINVAL; > } > > - regmap_write(bdata->syscon, offset, rproc->bootaddr); > + value = rproc->bootaddr >> bdata->boot_reg_shift; > + mask = ~(SZ_1K - 1) >> bdata->boot_reg_shift; > + > + regmap_update_bits(bdata->syscon, offset, mask, value); Please handle the return value. We can either do it now or in 3 months when someone with an automated tools sends a patch. Besides, omap_rproc_start() is already expecting an error from omap_rproc_write_dsp_boot_addr() so it's even easier. With the above: Acked-by: Mathieu Poirier > > return 0; > } > @@ -299,6 +307,13 @@ static const struct omap_rproc_mem_data ipu_mems[] = { > { }, > }; > > +static const struct omap_rproc_mem_data dra7_dsp_mems[] = { > + { .name = "l2ram", .dev_addr = 0x800000 }, > + { .name = "l1pram", .dev_addr = 0xe00000 }, > + { .name = "l1dram", .dev_addr = 0xf00000 }, > + { }, > +}; > + > static const struct omap_rproc_dev_data omap4_dsp_dev_data = { > .device_name = "dsp", > }; > @@ -317,6 +332,16 @@ static const struct omap_rproc_dev_data omap5_ipu_dev_data = { > .mems = ipu_mems, > }; > > +static const struct omap_rproc_dev_data dra7_dsp_dev_data = { > + .device_name = "dsp", > + .mems = dra7_dsp_mems, > +}; > + > +static const struct omap_rproc_dev_data dra7_ipu_dev_data = { > + .device_name = "ipu", > + .mems = ipu_mems, > +}; > + > static const struct of_device_id omap_rproc_of_match[] = { > { > .compatible = "ti,omap4-dsp", > @@ -334,6 +359,14 @@ static const struct of_device_id omap_rproc_of_match[] = { > .compatible = "ti,omap5-ipu", > .data = &omap5_ipu_dev_data, > }, > + { > + .compatible = "ti,dra7-dsp", > + .data = &dra7_dsp_dev_data, > + }, > + { > + .compatible = "ti,dra7-ipu", > + .data = &dra7_ipu_dev_data, > + }, > { > /* end */ > }, > @@ -386,6 +419,9 @@ static int omap_rproc_get_boot_data(struct platform_device *pdev, > return -EINVAL; > } > > + of_property_read_u32_index(np, "ti,bootreg", 2, > + &oproc->boot_data->boot_reg_shift); > + > return 0; > } > > -- > 2.17.1 > > -- > Texas Instruments Finland Oy, Porkkalankatu 22, 00180 Helsinki. Y-tunnus/Business ID: 0615521-4. Kotipaikka/Domicile: Helsinki