Received: by 2002:a25:c205:0:0:0:0:0 with SMTP id s5csp4790163ybf; Wed, 4 Mar 2020 10:42:31 -0800 (PST) X-Google-Smtp-Source: ADFU+vuJExJ4AT/fmxd3q+nYGwSflGopvL20TwrPtfOoo2ecsdaWwiSCCCjojFG04GECfihNX1Dk X-Received: by 2002:aca:b06:: with SMTP id 6mr1638294oil.71.1583347351780; Wed, 04 Mar 2020 10:42:31 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1583347351; cv=none; d=google.com; s=arc-20160816; b=rShL405HhoMWJ3l9taninsMZ9lPOTbO0w5viAHMJmkhaU+nB/8NWCwYcngc4zgbDxy 1NvAj2wgR4zCMvVeUhEG4pXQ595DlHAGcyi/bh2s1O38GmsUtFsa2s1o+F5gRdhyuee8 HAc8w2VCpHPxcKUZQ6FrdoffZWiRj/+9CkqcRMbpjZXDwA5PSYf24u1Q7hx25lzXo+4N 4YtCr1sASYpt/4+kpFPBoUAZC1CDCWat2ufN4fvl79wjTZUnNgR+RzEzu+IPu91xanKN qZkYN9GqigGV/gpVhT6mqGOKzK4ZuYcskPMjcmJJS/ZjpPGPX9Ke5X7yDp+WNfqN67ZZ htiQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature; bh=n3JBnX/t3238K8AX9Z0tiHPjoZ95keru42wfKQHCHgA=; b=YuTrNd679fApIegpTWsWhb2t894OB9zLoyFE+6QEzQU810UDNcT9mZXdyVr3Mxfq0Q 0KLrthl88XTpYZDgM+jOph0uRKXZ1tIiQLqh9yTqDgoaVheZxkozo77DXQT8xzP9S501 r806jpR1sMBqmR0vaT6IrcpGeE/D/I5IlKIkogqJYx4HmcbckS4ahNyu0VSorPhKJJ0W zD1wKKZBdla+ymdq8XSp+y76TIYAQFZkfUm9yz28h0rdu2TLsFTZxhazJ60s0qzoqb1z F2I4q3JpR1B2QrXXzIK2SLtDQ8hIOIOfNlzh81fzITxnCO0vZXaPf38xF2l6LhdL2umL EXuA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=eox3IuxJ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t10si1866470otd.219.2020.03.04.10.42.19; Wed, 04 Mar 2020 10:42:31 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=eox3IuxJ; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388042AbgCDSmN (ORCPT + 99 others); Wed, 4 Mar 2020 13:42:13 -0500 Received: from mail-wm1-f66.google.com ([209.85.128.66]:34424 "EHLO mail-wm1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726561AbgCDSmM (ORCPT ); Wed, 4 Mar 2020 13:42:12 -0500 Received: by mail-wm1-f66.google.com with SMTP id x3so183087wmj.1; Wed, 04 Mar 2020 10:42:11 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id; bh=n3JBnX/t3238K8AX9Z0tiHPjoZ95keru42wfKQHCHgA=; b=eox3IuxJ6BfkF4yAskgRGgBsbZU3LY4N012yLltAYleKVDu4yFl/cUHLuYJBcemulN W7RDdPJGP2ixxj4TItm+COL0u25xRkNo3ClG+Av7H5G5JgVdmooaOfioOJvA0ACYDoaO lNO9HBk1gWuwFLvz4hecBkSzc3yDFysRkc/kMoYfxxa+FoqdV8mQsvB0XFGaVsm/1lN7 OByJBw9wntEAdPJkoydQdz+4O7KDoMY5QBPsH8bIrkFU6wjOAgSiG5mOYsD1dyqWL9q1 klwsW/L+nboc6nweb3RoX4Cs/xS0PjWV5eCtN98KjJYSfuRT8UBePMOIUe80JqmBwop7 ukhw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=n3JBnX/t3238K8AX9Z0tiHPjoZ95keru42wfKQHCHgA=; b=ZvIu2GIvxesoPGw4Ixo0kSKSWl9xO/jb3bPyQMAetFWlzYOMXSxbbNaK4iTdC6m0Qh OZBubU5D9ZeWlQ/9BIT0qtiRsJE77OIYb7nKRLt7ozVvi7x2HqbauN4DXmAwki32t+7k XrkuU7uSXEyiZybmJEphhgWLsSn08SOQd93HZiSwBbTsnha3YCZdaTVraJKFS5JUElpW coLLwmXmjjiRIoLO2T1+n0hLbNQFEKYWY2ywOBCfhvzBIrSpNmNdLBTaN1wUavzAM7La vgJHJO2BxDeFJGshI/kRwFFof55bLX6kvDjFPiBBfOOO2wlaLjMgwQP8FmWRqEzYRnOd w/Hw== X-Gm-Message-State: ANhLgQ1TnxoPtJ+yH/aWiLVNfWmI8y0oM4fTRsqHKx4k+SffkoD7oXh0 fOY7c/QrexwmIj1Dy9t11b0= X-Received: by 2002:a05:600c:2f10:: with SMTP id r16mr2360925wmn.46.1583347330218; Wed, 04 Mar 2020 10:42:10 -0800 (PST) Received: from debian.home (ip51ccf9cd.speed.planet.nl. [81.204.249.205]) by smtp.gmail.com with ESMTPSA id v11sm28175848wrs.54.2020.03.04.10.42.09 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 04 Mar 2020 10:42:09 -0800 (PST) From: Johan Jonker To: broonie@kernel.org Cc: heiko@sntech.de, robh+dt@kernel.org, linux-spi@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v3 1/3] dt-bindings: spi: convert rockchip spi bindings to yaml Date: Wed, 4 Mar 2020 19:42:01 +0100 Message-Id: <20200304184203.9548-1-jbx6244@gmail.com> X-Mailer: git-send-email 2.11.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Current dts files with 'spi' nodes are manually verified. In order to automate this process spi-rockchip.txt has to be converted to yaml. In the new setup spi-rockchip.yaml will inherit properties from spi-controller.yaml. Add document to MAINTAINERS. Also rk3188.dtsi, rk3288.dtsi, rk3368.dtsi and rk3399.dtsi use an extra fallback string, so change this in the documentation. Changed: "rockchip,rk3188-spi", "rockchip,rk3066-spi" "rockchip,rk3288-spi", "rockchip,rk3066-spi" "rockchip,rk3368-spi", "rockchip,rk3066-spi" "rockchip,rk3399-spi", "rockchip,rk3066-spi" Signed-off-by: Johan Jonker --- Changes v3: fix compile for latest linux-next remove some comments Changes v2: include suggestions by robh --- .../devicetree/bindings/spi/spi-rockchip.txt | 58 ------------ .../devicetree/bindings/spi/spi-rockchip.yaml | 105 +++++++++++++++++++++ MAINTAINERS | 1 + 3 files changed, 106 insertions(+), 58 deletions(-) delete mode 100644 Documentation/devicetree/bindings/spi/spi-rockchip.txt create mode 100644 Documentation/devicetree/bindings/spi/spi-rockchip.yaml diff --git a/Documentation/devicetree/bindings/spi/spi-rockchip.txt b/Documentation/devicetree/bindings/spi/spi-rockchip.txt deleted file mode 100644 index a0edac12d..000000000 --- a/Documentation/devicetree/bindings/spi/spi-rockchip.txt +++ /dev/null @@ -1,58 +0,0 @@ -* Rockchip SPI Controller - -The Rockchip SPI controller is used to interface with various devices such as flash -and display controllers using the SPI communication interface. - -Required Properties: - -- compatible: should be one of the following. - "rockchip,rv1108-spi" for rv1108 SoCs. - "rockchip,px30-spi", "rockchip,rk3066-spi" for px30 SoCs. - "rockchip,rk3036-spi" for rk3036 SoCS. - "rockchip,rk3066-spi" for rk3066 SoCs. - "rockchip,rk3188-spi" for rk3188 SoCs. - "rockchip,rk3228-spi" for rk3228 SoCS. - "rockchip,rk3288-spi" for rk3288 SoCs. - "rockchip,rk3368-spi" for rk3368 SoCs. - "rockchip,rk3399-spi" for rk3399 SoCs. -- reg: physical base address of the controller and length of memory mapped - region. -- interrupts: The interrupt number to the cpu. The interrupt specifier format - depends on the interrupt controller. -- clocks: Must contain an entry for each entry in clock-names. -- clock-names: Shall be "spiclk" for the transfer-clock, and "apb_pclk" for - the peripheral clock. -- #address-cells: should be 1. -- #size-cells: should be 0. - -Optional Properties: - -- dmas: DMA specifiers for tx and rx dma. See the DMA client binding, - Documentation/devicetree/bindings/dma/dma.txt -- dma-names: DMA request names should include "tx" and "rx" if present. -- rx-sample-delay-ns: nanoseconds to delay after the SCLK edge before sampling - Rx data (may need to be fine tuned for high capacitance lines). - No delay (0) by default. -- pinctrl-names: Names for the pin configuration(s); may be "default" or - "sleep", where the "sleep" configuration may describe the state - the pins should be in during system suspend. See also - pinctrl/pinctrl-bindings.txt. - - -Example: - - spi0: spi@ff110000 { - compatible = "rockchip,rk3066-spi"; - reg = <0xff110000 0x1000>; - dmas = <&pdma1 11>, <&pdma1 12>; - dma-names = "tx", "rx"; - rx-sample-delay-ns = <10>; - #address-cells = <1>; - #size-cells = <0>; - interrupts = ; - clocks = <&cru SCLK_SPI0>, <&cru PCLK_SPI0>; - clock-names = "spiclk", "apb_pclk"; - pinctrl-0 = <&spi1_pins>; - pinctrl-1 = <&spi1_sleep>; - pinctrl-names = "default", "sleep"; - }; diff --git a/Documentation/devicetree/bindings/spi/spi-rockchip.yaml b/Documentation/devicetree/bindings/spi/spi-rockchip.yaml new file mode 100644 index 000000000..bd1450c12 --- /dev/null +++ b/Documentation/devicetree/bindings/spi/spi-rockchip.yaml @@ -0,0 +1,105 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/spi/spi-rockchip.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Rockchip SPI Controller + +description: + The Rockchip SPI controller is used to interface with various devices such + as flash and display controllers using the SPI communication interface. + +allOf: + - $ref: "spi-controller.yaml#" + +maintainers: + - Heiko Stuebner + +# Everything else is described in the common file +properties: + compatible: + oneOf: + - const: rockchip,rk3036-spi + - const: rockchip,rk3066-spi + - const: rockchip,rk3228-spi + - const: rockchip,rv1108-spi + - items: + - enum: + - rockchip,px30-spi + - rockchip,rk3188-spi + - rockchip,rk3288-spi + - rockchip,rk3368-spi + - rockchip,rk3399-spi + - const: rockchip,rk3066-spi + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + items: + - description: transfer-clock + - description: peripheral clock + + clock-names: + items: + - const: spiclk + - const: apb_pclk + + dmas: + items: + - description: TX DMA Channel + - description: RX DMA Channel + + dma-names: + items: + - const: tx + - const: rx + + rx-sample-delay-ns: + default: 0 + description: + Nano seconds to delay after the SCLK edge before sampling Rx data + (may need to be fine tuned for high capacitance lines). + If not specified 0 will be used. + + pinctrl-names: + minItems: 1 + items: + - const: default + - const: sleep + description: + Names for the pin configuration(s); may be "default" or "sleep", + where the "sleep" configuration may describe the state + the pins should be in during system suspend. + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + +examples: + - | + #include + #include + #include + spi0: spi@ff110000 { + compatible = "rockchip,rk3066-spi"; + reg = <0xff110000 0x1000>; + interrupts = ; + clocks = <&cru SCLK_SPI0>, <&cru PCLK_SPI0>; + clock-names = "spiclk", "apb_pclk"; + dmas = <&pdma1 11>, <&pdma1 12>; + dma-names = "tx", "rx"; + pinctrl-0 = <&spi1_pins>; + pinctrl-1 = <&spi1_sleep>; + pinctrl-names = "default", "sleep"; + rx-sample-delay-ns = <10>; + #address-cells = <1>; + #size-cells = <0>; + }; diff --git a/MAINTAINERS b/MAINTAINERS index 3bd372323..42c21184d 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -2281,6 +2281,7 @@ T: git git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip.git S: Maintained F: Documentation/devicetree/bindings/i2c/i2c-rk3x.txt F: Documentation/devicetree/bindings/mmc/rockchip-dw-mshc.yaml +F: Documentation/devicetree/bindings/spi/spi-rockchip.yaml F: arch/arm/boot/dts/rk3* F: arch/arm/boot/dts/rv1108* F: arch/arm/mach-rockchip/ -- 2.11.0