Received: by 2002:a25:c205:0:0:0:0:0 with SMTP id s5csp5907744ybf; Thu, 5 Mar 2020 09:16:00 -0800 (PST) X-Google-Smtp-Source: ADFU+vsP8aL+sgpTsqu9WQT4UMlQf5qCcTJl0Zm7FihO4o4py4Qi5ESb2+wIw0NDjELqfk6v4kO2 X-Received: by 2002:a9d:6753:: with SMTP id w19mr6835129otm.6.1583428560252; Thu, 05 Mar 2020 09:16:00 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1583428560; cv=none; d=google.com; s=arc-20160816; b=gXxKX60aHh3aUiJd4gRUX/Xlwgl1caefXKG4JpuVZAjM1yYuXyfhUBwxUH7VeOe6k8 e+fDJavjfhv2USUywBf1J4ioH5KVoj92gRjHS5vQbVgFNtFkW46q8AMtl/pIzRQPgWhX mOpgxOHWHfqO1RX6xiE97xUTuw0gRCe2v12/W8CSjoVlo4aAkHpeck/Am/lTJ29ZVPgb /8FM4HShzfVcsHq+FLrRGGEcZatHffV9VkPt777iOMyxvrzL1JW5B/fs2qTTbI/rso6B T+aA1M2HT+tr9uq5T6D+oXz+e8W1AExEfCCanETLZEGakobbjaec5SpXkfKN55oFRbcT mDlw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:references:cc:to:subject:from:ironport-sdr :dkim-signature; bh=5fApbeaqTcP0p/hHQ0KDa3FOcjpecfzaTtmdMnU8Cg4=; b=WvVF62bSFIN5zoee62Ry8tiNvHidDiedP+1A+2OaRTx2Vj37tJOLaAMrtP2xTKQiyK H/4d+2W3eFRfO0oQL53fCVJTCKaAbLxhCjtfzVlbMv+4WIw/mxldU59yy4d2NnpEIaF5 NzaxtfgC2T8EHQWLeMqZ4OjOLQFee/ThECQ6iVKbBNjYJDpEdFJeIHA81Ttzr7BHRhkm L5bXSwj1UvYD8aczZmU7xdkgVa4rNLqRfuSRkGudDyjoTuo2Z8sMzzwyQfJNOEmhHGQd gLpa7xvTsg8KsOS9EHA/upwup9JSYzw98a+w9TML4mg+hNI9DD281Dro9txjnicmITHy 7VcA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amazon.com header.s=amazon201209 header.b=C6AcNVIg; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=amazon.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g18si3614516otj.248.2020.03.05.09.15.48; Thu, 05 Mar 2020 09:16:00 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@amazon.com header.s=amazon201209 header.b=C6AcNVIg; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=amazon.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726981AbgCERO6 (ORCPT + 99 others); Thu, 5 Mar 2020 12:14:58 -0500 Received: from smtp-fw-6002.amazon.com ([52.95.49.90]:15276 "EHLO smtp-fw-6002.amazon.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727678AbgCEROl (ORCPT ); Thu, 5 Mar 2020 12:14:41 -0500 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amazon.com; i=@amazon.com; q=dns/txt; s=amazon201209; t=1583428481; x=1614964481; h=from:subject:to:cc:references:message-id:date: mime-version:in-reply-to:content-transfer-encoding; bh=5fApbeaqTcP0p/hHQ0KDa3FOcjpecfzaTtmdMnU8Cg4=; b=C6AcNVIgYxXMhAd+acEWJ/3LrP08LYHfFpmpLtLpyZ+6R2NXa9ihLt4J S41VCgOjMj7quo69lFNe2N+b4kP+q2tDI0ynQG2GPW1aneafJF9r3wkde ecDgTq6QiN8QoailrtC47Xo5UDEQombHTuFVnXLsuRyIb0/CBybhhHq7h U=; IronPort-SDR: EtTtVXXh4nhSPq0l+1rlC6IjpDmotIhfWTqDYxh6jbBOZoG+jtgmHMuPXMXz4dXEWL2ImWfocY 4HYs/ioX7lAg== X-IronPort-AV: E=Sophos;i="5.70,518,1574121600"; d="scan'208";a="19767269" Received: from iad12-co-svc-p1-lb1-vlan3.amazon.com (HELO email-inbound-relay-1e-97fdccfd.us-east-1.amazon.com) ([10.43.8.6]) by smtp-border-fw-out-6002.iad6.amazon.com with ESMTP; 05 Mar 2020 17:14:18 +0000 Received: from EX13MTAUWB001.ant.amazon.com (iad55-ws-svc-p15-lb9-vlan3.iad.amazon.com [10.40.159.166]) by email-inbound-relay-1e-97fdccfd.us-east-1.amazon.com (Postfix) with ESMTPS id A5A5CA2090; Thu, 5 Mar 2020 17:14:14 +0000 (UTC) Received: from EX13D13UWB001.ant.amazon.com (10.43.161.156) by EX13MTAUWB001.ant.amazon.com (10.43.161.207) with Microsoft SMTP Server (TLS) id 15.0.1367.3; Thu, 5 Mar 2020 17:14:13 +0000 Received: from EX13MTAUWB001.ant.amazon.com (10.43.161.207) by EX13D13UWB001.ant.amazon.com (10.43.161.156) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Thu, 5 Mar 2020 17:14:13 +0000 Received: from [10.107.3.22] (10.107.3.22) by mail-relay.amazon.com (10.43.161.249) with Microsoft SMTP Server (TLS) id 15.0.1367.3 via Frontend Transport; Thu, 5 Mar 2020 17:14:08 +0000 From: "Hawa, Hanna" Subject: Re: [EXTERNAL][PATCH v4 6/6] arm64: dts: amazon: add Amazon's Annapurna Labs Alpine v3 support To: Antoine Tenart CC: , , , , , , , , , , , , , , , , , References: <20200225112926.16518-1-hhhawa@amazon.com> <20200225112926.16518-7-hhhawa@amazon.com> <20200304212737.GN3179@kwain> Message-ID: <7a1c1b59-f12d-5839-beea-6af5e7998640@amazon.com> Date: Thu, 5 Mar 2020 19:14:06 +0200 User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:68.0) Gecko/20100101 Thunderbird/68.5.0 MIME-Version: 1.0 In-Reply-To: <20200304212737.GN3179@kwain> Content-Type: text/plain; charset="utf-8"; format=flowed Content-Language: en-US Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Antonie, Thanks for reviewing, On 3/4/2020 11:27 PM, Antoine Tenart wrote: > CAUTION: This email originated from outside of the organization. Do not click links or open attachments unless you can confirm the sender and know the content is safe. > > > > Hello, > > Sorry, I'm a bit late to the party... > > On Tue, Feb 25, 2020 at 01:29:26PM +0200, Hanna Hawa wrote: >> diff --git a/arch/arm64/boot/dts/amazon/alpine-v3.dtsi b/arch/arm64/boot/dts/amazon/alpine-v3.dtsi >> + arch-timer { > > Please use 'timer' instead. Will be fixed > >> + compatible = "arm,armv8-timer"; >> + interrupts = , >> + , >> + , >> + ; >> + }; > >> + gic: interrupt-controller@f0000000 { >> + compatible = "arm,gic-v3"; >> + #interrupt-cells = <3>; >> + #address-cells = <0>; > > No need for this. Will be removed > >> + interrupt-controller; >> + reg = <0x0 0xf0800000 0 0x10000>, >> + <0x0 0xf0a00000 0 0x200000>, >> + <0x0 0xf0000000 0 0x2000>, >> + <0x0 0xf0010000 0 0x1000>, >> + <0x0 0xf0020000 0 0x2000>; > > Please add comments here, see alpine-v2.dtsi (or other dtsi in > arch/arm64). Will be added. > >> + interrupts = ; >> + }; >> + >> + msix: msix@fbe00000 { >> + compatible = "al,alpine-msix"; >> + reg = <0x0 0xfbe00000 0x0 0x100000>; >> + interrupt-controller; >> + msi-controller; >> + al,msi-base-spi = <160>; >> + al,msi-num-spis = <800>; >> + interrupt-parent = <&gic>; >> + }; >> + >> + uart0: serial@fd883000 { > > Looking at the Alpine v2 dtsi, this node was put in an io-fabric bus. It > seems to me the Alpine v3 dtsi is very similar. Would it apply as well? V3 very similar to V2, will add to io-fabric bus and will add missing uart devices. > >> + compatible = "ns16550a"; >> + reg = <0x0 0xfd883000 0x0 0x1000>; >> + clock-frequency = <0>; > > Is the frequency set to 0 on purpose? Or is it set by a firmware at boot > time (if so please add a comment)? It's updated by firmware, will add a comment. > >> + interrupts = ; >> + reg-shift = <2>; >> + reg-io-width = <4>; > > Since you're enabling this node explicitly in the dts, you can set it to > disabled by default. Ack > >> + }; >> + >> + pcie@fbd00000 { > > Please order the nodes in increasing order. Ack > >> + compatible = "pci-host-ecam-generic"; >> + device_type = "pci"; >> + #size-cells = <2>; >> + #address-cells = <3>; >> + #interrupt-cells = <1>; >> + reg = <0x0 0xfbd00000 0x0 0x100000>; >> + interrupt-map-mask = <0xf800 0 0 7>; >> + /* 8 x legacy interrupts for SATA only */ >> + interrupt-map = <0x4000 0 0 1 &gic 0 57 IRQ_TYPE_LEVEL_HIGH>, >> + <0x4800 0 0 1 &gic 0 58 IRQ_TYPE_LEVEL_HIGH>, >> + <0x5000 0 0 1 &gic 0 59 IRQ_TYPE_LEVEL_HIGH>, >> + <0x5800 0 0 1 &gic 0 60 IRQ_TYPE_LEVEL_HIGH>, >> + <0x6000 0 0 1 &gic 0 61 IRQ_TYPE_LEVEL_HIGH>, >> + <0x6800 0 0 1 &gic 0 62 IRQ_TYPE_LEVEL_HIGH>, >> + <0x7000 0 0 1 &gic 0 63 IRQ_TYPE_LEVEL_HIGH>, >> + <0x7800 0 0 1 &gic 0 64 IRQ_TYPE_LEVEL_HIGH>; >> + ranges = <0x02000000 0x0 0xfe000000 0x0 0xfe000000 0x0 0x1000000>; >> + bus-range = <0x00 0x00>; >> + msi-parent = <&msix>; >> + }; >> + }; >> +}; > > The rest of the series looks good. Thanks Regards, Hanna > > Thanks! > Antoine > > -- > Antoine Ténart, Bootlin > Embedded Linux and Kernel engineering > https://bootlin.com >