Received: by 2002:a25:c205:0:0:0:0:0 with SMTP id s5csp5912484ybf; Thu, 5 Mar 2020 09:20:47 -0800 (PST) X-Google-Smtp-Source: ADFU+vsh+6oYu37JRTp7Zduxbu45aayopzzDSQ7EKPc1V0mhUImYJ5Vb+QDXQxv9GuG57XYv/XD7 X-Received: by 2002:a05:6808:301:: with SMTP id i1mr80299oie.19.1583428847476; Thu, 05 Mar 2020 09:20:47 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1583428847; cv=none; d=google.com; s=arc-20160816; b=BDwwgwCFThniiPhwwF78gSLWcTzv6BEjDjk6DBlBPO9RyGpY995ZX7HoCWtJ1i7OhL BtFoiO6dH9Hk9MR9Qzr//Jf/ydsukyMWSS68i10Ut1GYg40wmXKigaazqrJXWIvdtb9q ds8gWcVIGYhj5GttrRw8mkqAWFNWrHS31TYBKPY657ittevIqrNzd0XrUkaeMc/cixkS ogt1Z2zG7fnXP3UpqPpPgoIs5evNB9L+0Lk7qEOuAQzR5RXy03ZTGB4dHrtN3+XWwP9C hD7Yj2kigA6lanDXzj8mGasWSMk+KnjvJnzr289CH7wHij9ibjBAkg4JIsWk3eAjxauU 1SrA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :ironport-sdr; bh=mKv8v65LK1MEi/FC0W0IlAnV03iE4iZwDfx/qezpV+M=; b=Nl/W9jrH1fIsnKpa24/PvhbFbNOWJpZkEKV9LkbstgUNAGFdDxeP/xGsjlRq9JsS3N XCKDukespXyI3NBKjH9CtUovq2GWlmabD3XRuuQ74+P4pdeV6Xns+yrIEf+EU5MAMLFN hwC16qPy/ngBgl5WGn2tKVY2tDvFxReSj7a/xCBPDdxhj5OKqWM6s34XeqBdDc0Esf1R DpqzzAmm6CVJIyU/vV+WJPnvVPbBTU3VJWl2mqRmLv3gLVjSXhN4Fl0z7qcD/96ciRgX sYVH5JsG+5tw+chQ6hOQGL2nOMZYrNxYqOT15lRpTOUhMEocp8ZIGmKPWLjTy5HsPwbv ryQA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h23si3982437otr.53.2020.03.05.09.20.35; Thu, 05 Mar 2020 09:20:47 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728008AbgCERTO (ORCPT + 99 others); Thu, 5 Mar 2020 12:19:14 -0500 Received: from labrats.qualcomm.com ([199.106.110.90]:1437 "EHLO labrats.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727669AbgCERPL (ORCPT ); Thu, 5 Mar 2020 12:15:11 -0500 IronPort-SDR: XuA4+RAW8bgZWyzJMYTe3vh0ha9IHBzmH3ZJqao3xLZZ5MIw/tfGRoQaoTaupZAYNmjnRlN3YC 0wqb9aSnMknGCJlhEG09JvYrbZfVIf580g7hvqmMF8Nx1O5SWATsunGAMNaInFjFhuD3fuyeTK oXPHb5heAFg5qwbXm+c5j13I25Jq0N+F3LHaMzgquDvqANroeTBi6jNLmx1YFwreRcNdk50sE6 XXcBSz1+odzI0eCiAxj70LrYkg1crpsrM2aNQ1W2HBA/hK7PpvTIgoTJA/MSHm4Ku7eXgWOkrt wEk= X-IronPort-AV: E=Sophos;i="5.70,517,1574150400"; d="scan'208";a="28542843" Received: from unknown (HELO ironmsg01-sd.qualcomm.com) ([10.53.140.141]) by labrats.qualcomm.com with ESMTP; 05 Mar 2020 00:53:15 -0800 Received: from pacamara-linux.qualcomm.com ([192.168.140.135]) by ironmsg01-sd.qualcomm.com with ESMTP; 05 Mar 2020 00:53:14 -0800 Received: by pacamara-linux.qualcomm.com (Postfix, from userid 359480) id 76BE139CE; Thu, 5 Mar 2020 00:53:14 -0800 (PST) From: Can Guo To: asutoshd@codeaurora.org, nguyenb@codeaurora.org, hongwus@codeaurora.org, rnayak@codeaurora.org, linux-scsi@vger.kernel.org, kernel-team@android.com, saravanak@google.com, salyzyn@google.com, cang@codeaurora.org Cc: Alim Akhtar , Avri Altman , "James E.J. Bottomley" , "Martin K. Petersen" , Stanley Chu , Bean Huo , Bart Van Assche , Venkat Gopalakrishnan , Tomas Winkler , linux-kernel@vger.kernel.org (open list) Subject: [PATCH v1 1/1] scsi: ufs: Fix possible unclocked access to auto hibern8 timer register Date: Thu, 5 Mar 2020 00:53:07 -0800 Message-Id: <1583398391-14273-1-git-send-email-cang@codeaurora.org> X-Mailer: git-send-email 1.9.1 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Before access auto hibner8 timer register, make sure power and clock are properly configured to avoid unclocked register access. Fixes: ba7af5ec5126 ("scsi: ufs: export ufshcd_auto_hibern8_update for vendor usage") Signed-off-by: Can Guo --- drivers/scsi/ufs/ufshcd.c | 21 ++++++++++++++------- 1 file changed, 14 insertions(+), 7 deletions(-) diff --git a/drivers/scsi/ufs/ufshcd.c b/drivers/scsi/ufs/ufshcd.c index e987fa3a..5698f11 100644 --- a/drivers/scsi/ufs/ufshcd.c +++ b/drivers/scsi/ufs/ufshcd.c @@ -3914,18 +3914,25 @@ int ufshcd_uic_hibern8_exit(struct ufs_hba *hba) void ufshcd_auto_hibern8_update(struct ufs_hba *hba, u32 ahit) { unsigned long flags; + bool update = false; - if (!(hba->capabilities & MASK_AUTO_HIBERN8_SUPPORT)) + if (!ufshcd_is_auto_hibern8_supported(hba)) return; spin_lock_irqsave(hba->host->host_lock, flags); - if (hba->ahit == ahit) - goto out_unlock; - hba->ahit = ahit; - if (!pm_runtime_suspended(hba->dev)) - ufshcd_writel(hba, hba->ahit, REG_AUTO_HIBERNATE_IDLE_TIMER); -out_unlock: + if (hba->ahit != ahit) { + hba->ahit = ahit; + update = true; + } spin_unlock_irqrestore(hba->host->host_lock, flags); + + if (update && !pm_runtime_suspended(hba->dev)) { + pm_runtime_get_sync(hba->dev); + ufshcd_hold(hba, false); + ufshcd_auto_hibern8_enable(hba); + ufshcd_release(hba); + pm_runtime_put(hba->dev); + } } EXPORT_SYMBOL_GPL(ufshcd_auto_hibern8_update); -- Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, a Linux Foundation Collaborative Project.