Received: by 2002:a25:c205:0:0:0:0:0 with SMTP id s5csp6741233ybf; Fri, 6 Mar 2020 03:41:58 -0800 (PST) X-Google-Smtp-Source: ADFU+vusnHjrsq4npOk54DgimZvRWCJodUKgJvTASVE2p/3JlHyjWkz2d33aNZlluUpiH+ZMO4ka X-Received: by 2002:a05:6830:616:: with SMTP id w22mr2064227oti.215.1583494918134; Fri, 06 Mar 2020 03:41:58 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1583494918; cv=none; d=google.com; s=arc-20160816; b=qFw98JczlTc7vIQnGcy2LNJh4iuetxxId6+CHbZl4NcnkzVONuX19J4oHvD126hkhc uCxsAriHUjswvRCnZeEdAaRnG1XueShsFrndedVNIxWDyfXhJzFfv4J6qKmL3PD+mHlu Ogje0H98etq7xsKkRKtTsHEidbky5/2TrjKywvG3en5VP1qK7RUXxws8gR73VWEZ7x1C Hg12ykd4oH427vxA2a9JKuOU7XyBkrC2WBxJalJJ0jOEPYtS4vRDZ+KYw5E5jsIstKMO mH0HR1z8gE3ySGtZf4VnyCf43/pYIv0MYTHknypgX9J8dXxFAo2xpK4lF4AOLm3YyKu3 h9pQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:message-id:references :in-reply-to:subject:cc:to:from:date:content-transfer-encoding :mime-version:dkim-signature; bh=gIcrcb+AYJXClFtK1B2gbZo5Y/fM6LFQWGlHyk1Ymk0=; b=ahHqzdvvpD03VO2E1jNNx9KMOzFsUyxfXeTFXz2iX1KDug9vty3hBdcRD+AG5NUz5O Bxs5EN2IFFiDzREGq4YfiHvVuUFQeP1HnSqy8eXEqgcKbBjnLtNYpCQT9NoqB1UtPcex rjEIs4mlrH76+qvQmSs1ZL22KwNPZDccbPtR6y14UlKcwmlvfmR8iodxTqShJpqMLaxX DXYqOURMi0g5laFwNJIhrtyqYckgo7t3evXWEcdiiWptSVD7PdksFkf0pqrrKDKk0Mu1 tXX7KtnwCFQgvhAHb1CqdWHnVZ+53DDL7Hg9Ajb7847ScCLuuJlqmGiBYPm/z4RgPWQu +2AQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@mg.codeaurora.org header.s=smtp header.b=lSlD5TNw; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i25si1115433otc.184.2020.03.06.03.41.46; Fri, 06 Mar 2020 03:41:58 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@mg.codeaurora.org header.s=smtp header.b=lSlD5TNw; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726702AbgCFLlV (ORCPT + 99 others); Fri, 6 Mar 2020 06:41:21 -0500 Received: from mail26.static.mailgun.info ([104.130.122.26]:54839 "EHLO mail26.static.mailgun.info" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725827AbgCFLlU (ORCPT ); Fri, 6 Mar 2020 06:41:20 -0500 DKIM-Signature: a=rsa-sha256; v=1; c=relaxed/relaxed; d=mg.codeaurora.org; q=dns/txt; s=smtp; t=1583494879; h=Message-ID: References: In-Reply-To: Subject: Cc: To: From: Date: Content-Transfer-Encoding: Content-Type: MIME-Version: Sender; bh=gIcrcb+AYJXClFtK1B2gbZo5Y/fM6LFQWGlHyk1Ymk0=; b=lSlD5TNw6jGqsq8E5MzDE3aWqoCFZgAvPPCALh8wDIc27lND8EMGIwzoJGcc/AVVeT+Gy+v9 vw6bx0heTT1cvZQEngIuo7iiZMCkQVthjPncgpwJa8Y5fOVmuPGh84q8SouDYhHpMKdMza4y X3WnXAODeNbjMELePtN0YDXEwuI= X-Mailgun-Sending-Ip: 104.130.122.26 X-Mailgun-Sid: WyI0MWYwYSIsICJsaW51eC1rZXJuZWxAdmdlci5rZXJuZWwub3JnIiwgImJlOWU0YSJd Received: from smtp.codeaurora.org (ec2-35-166-182-171.us-west-2.compute.amazonaws.com [35.166.182.171]) by mxa.mailgun.org with ESMTP id 5e6236dc.7fb7bda90a78-smtp-out-n02; Fri, 06 Mar 2020 11:41:16 -0000 (UTC) Received: by smtp.codeaurora.org (Postfix, from userid 1001) id 25D73C432C2; Fri, 6 Mar 2020 11:41:16 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-caf-mail-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-1.0 required=2.0 tests=ALL_TRUSTED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.codeaurora.org (localhost.localdomain [127.0.0.1]) (using TLSv1 with cipher ECDHE-RSA-AES256-SHA (256/256 bits)) (No client certificate requested) (Authenticated sender: harigovi) by smtp.codeaurora.org (Postfix) with ESMTPSA id 5B1A7C433F2; Fri, 6 Mar 2020 11:41:15 +0000 (UTC) MIME-Version: 1.0 Content-Type: text/plain; charset=US-ASCII; format=flowed Content-Transfer-Encoding: 7bit Date: Fri, 06 Mar 2020 17:11:15 +0530 From: harigovi@codeaurora.org To: Doug Anderson Cc: dri-devel , linux-arm-msm , freedreno , "open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS" , LKML , Rob Clark , Sean Paul , "Kristian H. Kristensen" , Kalyan Thota , nganji@codeaurora.org Subject: Re: [v1] dt-bindings: msm:disp: update dsi and dpu bindings In-Reply-To: References: <1580825737-27189-1-git-send-email-harigovi@codeaurora.org> Message-ID: X-Sender: harigovi@codeaurora.org User-Agent: Roundcube Webmail/1.3.9 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2020-02-04 23:52, Doug Anderson wrote: > Hi, > > On Tue, Feb 4, 2020 at 6:15 AM Harigovindan P > wrote: >> >> Updating bindings of dsi and dpu by adding and removing certain >> properties. >> >> Signed-off-by: Harigovindan P >> --- >> >> Changes in v1: >> - Adding "ahb" clock as a required property. >> - Adding "bus", "rot", "lut" as optional properties for sc7180 >> device. >> - Removing properties from dsi bindings that are unused. >> - Removing power-domain property since DSI is the child node >> of MDSS >> and it will inherit supply from its parent. >> >> Documentation/devicetree/bindings/display/msm/dpu.txt | 7 +++++++ >> Documentation/devicetree/bindings/display/msm/dsi.txt | 5 ----- >> 2 files changed, 7 insertions(+), 5 deletions(-) >> >> diff --git a/Documentation/devicetree/bindings/display/msm/dpu.txt >> b/Documentation/devicetree/bindings/display/msm/dpu.txt >> index 551ae26..dd58472a 100644 >> --- a/Documentation/devicetree/bindings/display/msm/dpu.txt >> +++ b/Documentation/devicetree/bindings/display/msm/dpu.txt >> @@ -19,6 +19,7 @@ Required properties: >> The following clocks are required: >> * "iface" >> * "bus" >> + * "ahb" > > This is only required for sc7180? ...or old SoCs should have had it > all along too? > > >> * "core" >> - interrupts: interrupt signal from MDSS. >> - interrupt-controller: identifies the node as an interrupt >> controller. >> @@ -50,6 +51,8 @@ Required properties: >> - clock-names: device clock names, must be in same order as clocks >> property. >> The following clocks are required. >> * "bus" >> + For the device "qcom,sc7180-dpu": >> + * "bus" - is an optional property due to architecture change. > > This is a really odd way to write it for two reasons: > * You're breaking up the flow of the list. > * This shouldn't be listed as "optional" in sc7180 but unless there is > some reason to ever provide it on sc7180. It should simply be > disallowed. > > Maybe instead just: > > The following clocks are required. > - * "bus" > + * "bus" (anything other than qcom,sc7180-dpu) > > We really need to get this into yaml ASAP but that'd probably be OK to > tide us over. > > NOTE: when converting to yaml, ideally we'll have a separate file per > SoC to avoid crazy spaghetti, see commit 2a8aa18c1131 ("dt-bindings: > clk: qcom: Fix self-validation, split, and clean cruft") in clk-next > for an example of starting the transition to one yaml per SoC (at > least for anything majorly different). > > >> * "iface" >> * "core" >> * "vsync" >> @@ -70,6 +73,10 @@ Optional properties: >> - assigned-clocks: list of clock specifiers for clocks needing rate >> assignment >> - assigned-clock-rates: list of clock frequencies sorted in the same >> order as >> the assigned-clocks property. >> +- For the device "qcom,sc7180-dpu": >> + clock-names: optional device clocks, needed for accessing LUT >> blocks. >> + * "rot" >> + * "lut" >> >> Example: >> >> diff --git a/Documentation/devicetree/bindings/display/msm/dsi.txt >> b/Documentation/devicetree/bindings/display/msm/dsi.txt >> index af95586..61d659a 100644 >> --- a/Documentation/devicetree/bindings/display/msm/dsi.txt >> +++ b/Documentation/devicetree/bindings/display/msm/dsi.txt >> @@ -8,13 +8,10 @@ Required properties: >> - reg-names: The names of register regions. The following regions are >> required: >> * "dsi_ctrl" >> - interrupts: The interrupt signal from the DSI block. >> -- power-domains: Should be <&mmcc MDSS_GDSC>. > > Is this supposed to be removed from all SoCs using this bindings, or > just yours? > > I'll also note that you left it in the "Example:" below. > > >> - clocks: Phandles to device clocks. >> - clock-names: the following clocks are required: >> - * "mdp_core" >> * "iface" >> * "bus" >> - * "core_mmss" > > As Jeffrey pointed out, you shouldn't be removing these from old SoCs. > In "drivers/gpu/drm/msm/dsi/dsi_cfg.c" you can clearly see them used. > Maybe it's time for you to do the yaml conversion and handle this > correctly per-SoC. > > -Doug Hi, yaml files have been created and new patchset has been created for that. https://patchwork.kernel.org/patch/11423653/