Received: by 2002:a25:c205:0:0:0:0:0 with SMTP id s5csp6994016ybf; Fri, 6 Mar 2020 08:19:53 -0800 (PST) X-Google-Smtp-Source: ADFU+vvDdbamUPtLE34BsxdgJ0kDLnHdpmGCOo3UndFvoE7xx1V9+1K1QSFuc/71vmLbFtRAh0Tf X-Received: by 2002:a9d:4b0c:: with SMTP id q12mr3354123otf.77.1583511592936; Fri, 06 Mar 2020 08:19:52 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1583511592; cv=none; d=google.com; s=arc-20160816; b=0T0ujI67JHDtwLO3APs1Qobgz6UbWWqEnQtEL/emXT5aW72uZji9HqkcVqtLzFCwbR k5gMdzhRQGYBuw72UkFyseWjZiGwuiCm/Ylh/V3We5B3cMYiTIvi0NDgUdYpC7EOr/wg u7RrI+O/ns0yQGJktXv1FZaG4rUWtLD0ercgzgCqGNgCAgBk9IiuX0Y4GfIsEu8V3r7r t94nA+XH1IVYSxa5Y9XPKdn1W9ccohd0nzXK5BI6QLuadPIyCQgN6OsOjXYcwfP+dMsP QA1QntL+/Y/LH0UJHdrO1IAn45GHMWxMD51pEA8M3NvSJzvkT1RAmWkh23bIXqKy6F+I ZizQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=Cz7DEYgEIbpiLpOPjSV2/UyosmB39wuy8Q7V76qh3hc=; b=S2ofCZfWgvQH8vEWRfQuA7nIHFZxPb0R2ov/vJJaWgvgQCMw9rhKOoa9N1ibp2qMIi hDxg5LZTDF4Z3iEzLKnqFyMNsxSLQOWF+DbxP9M9piLEXm54bGh0ymgYjkSE4FTIpBXe WgM77lMbOAMCo/PRji83XqZIZR2D3ehK4ktBlkterdaZ9oNFzmLv18EWiulWwkYgefLU maE/NWzbuCVNjDTpxbPTPyhlfQatvpVbUOVEbS/wwKWDrs0mX3fM6ZmQNDNY6Cz0drhK jVBdl4yeq2ZdEByUIbVS6fnyutrqf++P83CMm7KjvcoV0s+u8KMZ45CYHDn+EiRuYtde iojA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k194si1703129oib.251.2020.03.06.08.19.41; Fri, 06 Mar 2020 08:19:52 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726891AbgCFQSh (ORCPT + 99 others); Fri, 6 Mar 2020 11:18:37 -0500 Received: from lhrrgout.huawei.com ([185.176.76.210]:2515 "EHLO huawei.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726167AbgCFQSh (ORCPT ); Fri, 6 Mar 2020 11:18:37 -0500 Received: from LHREML710-CAH.china.huawei.com (unknown [172.18.7.107]) by Forcepoint Email with ESMTP id C1FECBAF6EA1B1F603D1; Fri, 6 Mar 2020 16:18:34 +0000 (GMT) Received: from lhreml724-chm.china.huawei.com (10.201.108.75) by LHREML710-CAH.china.huawei.com (10.201.108.33) with Microsoft SMTP Server (TLS) id 14.3.408.0; Fri, 6 Mar 2020 16:18:34 +0000 Received: from [127.0.0.1] (10.202.226.45) by lhreml724-chm.china.huawei.com (10.201.108.75) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1713.5; Fri, 6 Mar 2020 16:18:34 +0000 Subject: Re: About commit "io: change inX() to have their own IO barrier overrides" To: Arnd Bergmann CC: Sinan Kaya , "xuwei (O)" , "Bjorn Helgaas" , "linux-kernel@vger.kernel.org" , Jiaxun Yang , linux-arch , Linux ARM , Will Deacon , Catalin Marinas References: <2e80d7bc-32a0-cc40-00a9-8a383a1966c2@huawei.com> <8207cd51-5b94-2f15-de9f-d85c9c385bca@huawei.com> <6115fa56-a471-1e9f-edbb-e643fa4e7e11@kernel.org> <7c955142-1fcb-d99e-69e4-1e0d3d9eb8c3@huawei.com> <90af535f-00ef-c1e3-ec20-aae2bd2a0d88@kernel.org> From: John Garry Message-ID: <182a37c2-7437-b1bd-8b86-5c9ce2e29f00@huawei.com> Date: Fri, 6 Mar 2020 16:18:33 +0000 User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:68.0) Gecko/20100101 Thunderbird/68.1.2 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset="utf-8"; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit X-Originating-IP: [10.202.226.45] X-ClientProxiedBy: lhreml716-chm.china.huawei.com (10.201.108.67) To lhreml724-chm.china.huawei.com (10.201.108.75) X-CFilter-Loop: Reflected Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 06/03/2020 15:16, Arnd Bergmann wrote: > On Fri, Mar 6, 2020 at 11:40 AM John Garry wrote: >> On 06/03/2020 07:54, Arnd Bergmann wrote: >>> On Fri, Mar 6, 2020 at 4:44 AM Sinan Kaya wrote: >> -- a/lib/logic_pio.c >> +++ b/lib/logic_pio.c >> @@ -229,13 +229,21 @@ unsigned long >> logic_pio_trans_cpuaddr(resource_size_t addr) >> } >> >> #if defined(CONFIG_INDIRECT_PIO) && defined(PCI_IOBASE) >> + >> +#define logic_in_to_cpu_b(x) (x) >> +#define logic_in_to_cpu_w(x) __le16_to_cpu(x) >> +#define logic_in_to_cpu_l(x) __le32_to_cpu(x) >> + >> #define BUILD_LOGIC_IO(bw, type) \ Note: The "bw" argument name could be improved to "bwl", since this macro is used for building inl() also. >> type logic_in##bw(unsigned long addr) \ >> { \ >> type ret = (type)~0; \ >> \ >> if (addr < MMIO_UPPER_LIMIT) { \ >> - ret = read##bw(PCI_IOBASE + addr); \ >> + void __iomem *_addr = PCI_IOBASE + addr; \ >> + __io_pbr(); \ >> + ret = logic_in_to_cpu_##bw(__raw_read##bw(_addr)); \ >> + __io_par(ret); \ >> } else if (addr >= MMIO_UPPER_LIMIT && addr < IO_SPACE_LIMIT) {\ >> struct logic_pio_hwaddr *entry = find_io_rang >> >> We could prob combine the le_to_cpu and __raw_read into a single macro. > > What is the purpose of splitting out the byteswap rather than leaving the > open-coded rather than __le16_to_cpu(__raw_readw(PCI_IOBASE + addr))? I'm just copying what is in asm-generic io.h, which uses the 16b and 32b byteswaps in the w and l variants, respectively. > > If this is needed to work across architectures, how about adding > an intermediate __raw_inw() etc in asm-generic/io.h like > > #ifndef __raw_inw > #define __raw_inw(a) __raw_readw(PCI_IOBASE + addr)); > #endif > > #include > > #ifndef inw > static inline u16 inw(unsigned long addr) > { > u16 val; > > __io_pbr(); > val = __le16_to_cpu(__raw_inw(addr)); > __io_par(val); > return val; > } > #endif > The idea is good, but it would be nice if we just somehow use a common asm-generic io.h definition directly in logic_pio.c, like: asm-generic io.h: #ifndef __raw_inw // name? #define __raw_inw __raw_inw static inline u16 __raw_inw(unsigned long addr) { u16 val; __io_pbr(); val = __le16_to_cpu(__raw_readw(addr)); __io_par(val); return val; } #endif #include #ifndef inw #define inw __raw_inw #endif logic_pio.c: #define BUILD_LOGIC_IO(bw, type) \ type logic_in##bw(unsigned long addr) \ { \ type ret = (type)~0; \ \ if (addr < MMIO_UPPER_LIMIT) { \ - ret = read##bw(PCI_IOBASE + addr); \ + ret = __raw_in##bw(PCI_IOBASE + addr); \ } else if (addr >= MMIO_UPPER_LIMIT && addr < IO_SPACE_LIMIT) {\ struct logic_pio_hwaddr *entry = find_io_rang Thanks, John