Received: by 2002:a25:e7d8:0:0:0:0:0 with SMTP id e207csp2313067ybh; Mon, 9 Mar 2020 03:27:43 -0700 (PDT) X-Google-Smtp-Source: ADFU+vucQBgWAGkW0Bjc9cn4ssLuvjUe8EU3Bji98VoCGMobzCmc5RfY/eZm/dImPbGdIfi7M5Cb X-Received: by 2002:a05:6830:23a3:: with SMTP id m3mr1302900ots.265.1583749663348; Mon, 09 Mar 2020 03:27:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1583749663; cv=none; d=google.com; s=arc-20160816; b=NRL2sub0dttkhz/7DpVr+ATWf7CD28ndLet1yGmJYgqIl7wvhpeuiloKswxjn9jMAM tWa+KlsXyaPl9tIkUV1/MrcrR/ydHsVlb6Jps00ZgBuhZuNOJ4T3kDKcscDJCDLH2dFL FspaKhKAVKyLrdWTMOS+84+2rnfGPmYO2YUvuD6W6cfMO9lCCtrN0fatzy4t1Ze8z89l ULcQtK5uPdMlIGbY1iiA2vRuH1XuHow2HnJmu/uiPtRPCFV2PynP7f7cgONBpeiXBUZv 6oVR0LvEMaR7gFLRItGOUdWw/2pVVd4KnkJ78wPEGdOyJHtVHNlDaI3wRi4FJdzXIPfB mB5A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-language :content-transfer-encoding:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=WO20CG5fseyHugPofVrQoeB5G/yzKX7DsmT814U+Jog=; b=pKmdaO95hdafhVL7D+1PPETcrHv1AnisIuB4JnolqOt160ffnpIqfydyI11z7uRdLv beCVqDA8G/UwsFAvz7ZLZyi6V4Fx6/+dye57G8smFlsTFp8vgmwP/j3Q36wIFYjHoK6U ngAV3tFSj1BO8iU/MB1jBkk2RLaASwVtcsyqGYh2gz7+YvspImglWDQErjUM6rXA1ptA lt7X5s/JJDosoNycxC2gE8vv6QwJsBmqliYGbk37S+3q8gB0yr5cLzxbMqCC3kdYzspu H4T/yTmcy35/YIXctv3irI272ul+aUDXxXpdP/6XlMw8fPtbPSIGyNxTDdMB9LoUElRe gMuw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k17si3363851oij.141.2020.03.09.03.27.31; Mon, 09 Mar 2020 03:27:43 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726514AbgCIK1N (ORCPT + 99 others); Mon, 9 Mar 2020 06:27:13 -0400 Received: from smtp2200-217.mail.aliyun.com ([121.197.200.217]:42580 "EHLO smtp2200-217.mail.aliyun.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725956AbgCIK1N (ORCPT ); Mon, 9 Mar 2020 06:27:13 -0400 X-Alimail-AntiSpam: AC=CONTINUE;BC=0.1169725|-1;CH=blue;DM=||false|;DS=CONTINUE|ham_system_inform|0.0111236-0.0031218-0.985755;FP=0|0|0|0|0|-1|-1|-1;HT=e02c03300;MF=zhiwei_liu@c-sky.com;NM=1;PH=DS;RN=12;RT=12;SR=0;TI=SMTPD_---.GyXya.O_1583749628; Received: from 172.16.31.150(mailfrom:zhiwei_liu@c-sky.com fp:SMTPD_---.GyXya.O_1583749628) by smtp.aliyun-inc.com(10.147.41.143); Mon, 09 Mar 2020 18:27:09 +0800 Subject: Re: [RFC PATCH V3 00/11] riscv: Add vector ISA support To: Greentime Hu , guoren@kernel.org Cc: Paul Walmsley , Palmer Dabbelt , Anup.Patel@wdc.com, Linux Kernel Mailing List , linux-arch@vger.kernel.org, arnd@arndb.de, linux-csky@vger.kernel.org, linux-riscv , Guo Ren , Dave Martin References: <20200308094954.13258-1-guoren@kernel.org> From: LIU Zhiwei Message-ID: <95e3bba4-65c0-8991-9523-c16977f6350f@c-sky.com> Date: Mon, 9 Mar 2020 18:27:08 +0800 User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:68.0) Gecko/20100101 Thunderbird/68.4.2 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 8bit Content-Language: en-US Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 2020/3/9 11:41, Greentime Hu wrote: > On Sun, Mar 8, 2020 at 5:50 PM wrote: >> From: Guo Ren >> >> The implementation follow the RISC-V "V" Vector Extension draft v0.8 with >> 128bit-vlen and it's based on linux-5.6-rc3 and tested with qemu [1]. >> >> The patch implement basic context switch, sigcontext save/restore and >> ptrace interface with a new regset NT_RISCV_VECTOR. Only fixed 128bit-vlen >> is implemented. We need to discuss about vlen-size for libc sigcontext and >> ptrace (the maximum size of vlen is unlimited in spec). >> >> Puzzle: >> Dave Martin has talked "Growing CPU register state without breaking ABI" [2] >> before, and riscv also met vlen size problem. Let's discuss the common issue >> for all architectures and we need a better solution for unlimited vlen. >> >> Any help are welcomed :) >> >> 1: https://github.com/romanheros/qemu.git branch:vector-upstream-v3 > Hi Guo, > > Thanks for your patch. > It seems the qemu repo doesn't have this branch? Hi Greentime, It's a promise from me. Now it's ready.  You can turn on vector by "qemu-system-riscv64 -cpu rv64,v=true,vext_spec=v0.7.1". Zhiwei