Received: by 2002:a25:e7d8:0:0:0:0:0 with SMTP id e207csp2768771ybh; Mon, 9 Mar 2020 12:36:14 -0700 (PDT) X-Google-Smtp-Source: ADFU+vtIFd1PR77VxFKeyTadQY3cF1eai6GdDvBEja+vbWV8MhGVm1SGrasy6VHZkBHsRpavje8c X-Received: by 2002:a05:6830:231d:: with SMTP id u29mr13380962ote.1.1583782574224; Mon, 09 Mar 2020 12:36:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1583782574; cv=none; d=google.com; s=arc-20160816; b=GQBqHsQpMWpzsSHntebir2zJDelNCRelezIpuyS3kexqqcNnO9OLOrwwdEfkNSCAdi DraPuvQ8ujMAfSA6MGYMTLvLfxmrMbrfCf6ysp1i22i2x4XtZfm2YKgRBmYby6w9rskS EzMgxIOgqTTf21qkxTDSRFZmOMW7WU6np9dplp3V4qCq3xCmUc4yS1Nx6yeoeg8/i8j/ 1ECWYTlRf3gtQbLW6uE4jIIjPHQy7RZByhgwzrg0CvqdGafudXceAs974Vip4rPu+nuY 353Yimtc0rY4VelD5YMZf/4IMbzD12zwiM3POJxcVgEoHDAHRJtq+W1nLdC2FmOQujr8 B4iQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:references :in-reply-to:message-id:date:subject:cc:to:from; bh=yBd7oLOgNJzkQl1N/IU3D4uGF9M1BOhxFJwoic+s/80=; b=pdQ37WRc01IavojlcYy0UgW2xqDDrWkaJArJSXfJBhLLMOVtZ3PmtTXRLqGe5jOaL8 8NAdfiy7PDquPbGXxVcNH5e9XY6mQfUSfUXOk6JcwdO9BPCfIQvsTXP/QnqKvYrO8Zfv UKNtqYzHPPnKzvP/mvcq4ZR3H/dQ2Ql2hYPF52PwK5Hyme1qlp3Agz5l+cqR1ao00jAP o9r9PTmgvqNtRAtx0lb0N7DJ8CR6YYELAV0BjeTEU4EKtfYaLWHrbvAOpeOnI529AVng tTCYH0Wea9zmsCIWAdAmbciMjawrQ3ZtrRRzwrgIsSKJBhVexaR1E7u4+TYXvPRCxP7I 8KPw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t24si6787200oth.319.2020.03.09.12.36.02; Mon, 09 Mar 2020 12:36:14 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726647AbgCITfZ (ORCPT + 99 others); Mon, 9 Mar 2020 15:35:25 -0400 Received: from alexa-out-sd-02.qualcomm.com ([199.106.114.39]:22379 "EHLO alexa-out-sd-02.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726520AbgCITfY (ORCPT ); Mon, 9 Mar 2020 15:35:24 -0400 Received: from unknown (HELO ironmsg05-sd.qualcomm.com) ([10.53.140.145]) by alexa-out-sd-02.qualcomm.com with ESMTP; 09 Mar 2020 12:35:21 -0700 Received: from gurus-linux.qualcomm.com ([10.46.162.81]) by ironmsg05-sd.qualcomm.com with ESMTP; 09 Mar 2020 12:35:20 -0700 Received: by gurus-linux.qualcomm.com (Postfix, from userid 383780) id 776CB463E; Mon, 9 Mar 2020 12:35:20 -0700 (PDT) From: Guru Das Srinagesh To: linux-pwm@vger.kernel.org Cc: Thierry Reding , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= , Subbaraman Narayanamurthy , linux-kernel@vger.kernel.org, Guru Das Srinagesh , Michael Turquette , Stephen Boyd , linux-clk@vger.kernel.org Subject: [PATCH v7 01/13] clk: pwm: Use 64-bit division macros for period and duty cycle Date: Mon, 9 Mar 2020 12:35:04 -0700 Message-Id: <4e427fc990b214ec96840a96dfd59f4f56e01ecb.1583782035.git.gurus@codeaurora.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: References: In-Reply-To: References: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Because period and duty cycle are defined in the PWM framework structs as ints with units of nanoseconds, the maximum time duration that can be set is limited to ~2.147 seconds. Redefining them as u64 values will enable larger time durations to be set. As a first step, prepare drivers to handle the switch to u64 period and duty_cycle by replacing division operations involving pwm period and duty cycle with their 64-bit equivalents as appropriate. The actual switch to u64 period and duty_cycle follows as a separate patch. Where the dividend is 64-bit but the divisor is 32-bit, use *_ULL macros: - DIV_ROUND_UP_ULL - DIV_ROUND_CLOSEST_ULL - div_u64 Where the divisor is 64-bit (dividend may be 32-bit or 64-bit), use DIV64_* macros: - DIV64_U64_ROUND_CLOSEST - div64_u64 Cc: Michael Turquette Cc: Stephen Boyd Cc: linux-clk@vger.kernel.org Signed-off-by: Guru Das Srinagesh --- drivers/clk/clk-pwm.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/clk/clk-pwm.c b/drivers/clk/clk-pwm.c index 87fe0b0e..7b1f7a0 100644 --- a/drivers/clk/clk-pwm.c +++ b/drivers/clk/clk-pwm.c @@ -89,7 +89,7 @@ static int clk_pwm_probe(struct platform_device *pdev) } if (of_property_read_u32(node, "clock-frequency", &clk_pwm->fixed_rate)) - clk_pwm->fixed_rate = NSEC_PER_SEC / pargs.period; + clk_pwm->fixed_rate = div64_u64(NSEC_PER_SEC, pargs.period); if (pargs.period != NSEC_PER_SEC / clk_pwm->fixed_rate && pargs.period != DIV_ROUND_UP(NSEC_PER_SEC, clk_pwm->fixed_rate)) { -- The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project