Received: by 2002:a25:e7d8:0:0:0:0:0 with SMTP id e207csp2770555ybh; Mon, 9 Mar 2020 12:38:21 -0700 (PDT) X-Google-Smtp-Source: ADFU+vu8R1moDXSuNQsoYZNk0PSLKEb+ZYtDoAkGDcHFemsnii4oYcUstOknVHLNaXp7FXE8rq7+ X-Received: by 2002:aca:abcd:: with SMTP id u196mr658091oie.86.1583782701337; Mon, 09 Mar 2020 12:38:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1583782701; cv=none; d=google.com; s=arc-20160816; b=I4PhXl4T5gaE6rjSPSCNhCl5peTISJZj+PUE6oLp6kVaBNnTDuhy3sQjREz54gKz9E VIDsy/qiNXCwcyKRqo0dLYB6lTuQ3+gIJ6lERLfnHA057Rg3buZX2M67fQSfzksQyywL dEclQuH09zeojDfmueAV0xb+7aoTdE1j7Jl6jGWPlHpC//Kv5oJ3/xie9EnrdYTC0Qeu J8O0T+8+9O04DYSeoEmEOPD+Ww5iJa66hWEVPTkeQL+kwIzbsrfdWt3V3RnDwKv4y5rL YyOwoGNoT8xVthidBueUpotUbR+aVRoAsACYncwK3h0btmYBYQszqgJnAupSJdy9bIhx Op9w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:references :in-reply-to:message-id:date:subject:cc:to:from; bh=tU0pKmRTMAt6KyNkGnHkYkjTbqfv1Pr1oSQBbC4wiOo=; b=OZ8FlvwsAusNbMzX+COLS1HBCJGGZPSEUYw4i7hZX0dPzWI7ow0K+6VyPY/bq0FM62 bJUQTGBJCDbtoWYhAN/l13uJW2X3WjWrOLurjcMfRdPZZXQNq2EhG5C3lyQLv/O/9aX2 oRzCA68l66ngFO852/7tpp6H4v0f/7mN9aATInIaWQXxyfY12jucyb1G1hBBuUHOuoYk km7Pa195X1ga8VLD4bsx/6aV4M/3zLSh1RopOyMeA8zOut2rI9jqTXxMZt8F6/wQ0lJO l2xBfxUpgMBDnIW5IQvjjTexa6WIDk7fblzbkwSGSfBDDyGQ3bvqV54KNBBW0RsW0233 lpBQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e25si5824898oth.38.2020.03.09.12.38.08; Mon, 09 Mar 2020 12:38:21 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726901AbgCITgB (ORCPT + 99 others); Mon, 9 Mar 2020 15:36:01 -0400 Received: from alexa-out-sd-02.qualcomm.com ([199.106.114.39]:22361 "EHLO alexa-out-sd-02.qualcomm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726462AbgCITfX (ORCPT ); Mon, 9 Mar 2020 15:35:23 -0400 Received: from unknown (HELO ironmsg04-sd.qualcomm.com) ([10.53.140.144]) by alexa-out-sd-02.qualcomm.com with ESMTP; 09 Mar 2020 12:35:21 -0700 Received: from gurus-linux.qualcomm.com ([10.46.162.81]) by ironmsg04-sd.qualcomm.com with ESMTP; 09 Mar 2020 12:35:20 -0700 Received: by gurus-linux.qualcomm.com (Postfix, from userid 383780) id D6E53463E; Mon, 9 Mar 2020 12:35:20 -0700 (PDT) From: Guru Das Srinagesh To: linux-pwm@vger.kernel.org Cc: Thierry Reding , =?UTF-8?q?Uwe=20Kleine-K=C3=B6nig?= , Subbaraman Narayanamurthy , linux-kernel@vger.kernel.org, Guru Das Srinagesh , Shawn Guo , Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , NXP Linux Team Subject: [PATCH v7 07/13] pwm: imx27: Use 64-bit division macros for period and duty cycle Date: Mon, 9 Mar 2020 12:35:10 -0700 Message-Id: X-Mailer: git-send-email 1.9.1 In-Reply-To: References: In-Reply-To: References: Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Because period and duty cycle are defined in the PWM framework structs as ints with units of nanoseconds, the maximum time duration that can be set is limited to ~2.147 seconds. Redefining them as u64 values will enable larger time durations to be set. As a first step, prepare drivers to handle the switch to u64 period and duty_cycle by replacing division operations involving pwm period and duty cycle with their 64-bit equivalents as appropriate. The actual switch to u64 period and duty_cycle follows as a separate patch. Where the dividend is 64-bit but the divisor is 32-bit, use *_ULL macros: - DIV_ROUND_UP_ULL - DIV_ROUND_CLOSEST_ULL - div_u64 Where the divisor is 64-bit (dividend may be 32-bit or 64-bit), use DIV64_* macros: - DIV64_U64_ROUND_CLOSEST - div64_u64 Cc: Shawn Guo Cc: Sascha Hauer Cc: Pengutronix Kernel Team Cc: Fabio Estevam Cc: NXP Linux Team Signed-off-by: Guru Das Srinagesh --- drivers/pwm/pwm-imx27.c | 5 ++--- 1 file changed, 2 insertions(+), 3 deletions(-) diff --git a/drivers/pwm/pwm-imx27.c b/drivers/pwm/pwm-imx27.c index 35a7ac42..b7d38d0 100644 --- a/drivers/pwm/pwm-imx27.c +++ b/drivers/pwm/pwm-imx27.c @@ -208,7 +208,7 @@ static void pwm_imx27_wait_fifo_slot(struct pwm_chip *chip, sr = readl(imx->mmio_base + MX3_PWMSR); fifoav = FIELD_GET(MX3_PWMSR_FIFOAV, sr); if (fifoav == MX3_PWMSR_FIFOAV_4WORDS) { - period_ms = DIV_ROUND_UP(pwm_get_period(pwm), + period_ms = DIV_ROUND_UP_ULL(pwm_get_period(pwm), NSEC_PER_MSEC); msleep(period_ms); @@ -240,8 +240,7 @@ static int pwm_imx27_apply(struct pwm_chip *chip, struct pwm_device *pwm, period_cycles /= prescale; c = (unsigned long long)period_cycles * state->duty_cycle; - do_div(c, state->period); - duty_cycles = c; + duty_cycles = div64_u64(c, state->period); /* * according to imx pwm RM, the real period value should be PERIOD -- The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project