Received: by 2002:a25:e7d8:0:0:0:0:0 with SMTP id e207csp218919ybh; Mon, 9 Mar 2020 20:08:09 -0700 (PDT) X-Google-Smtp-Source: ADFU+vuhZQJJ0QIGCFQ6uwUaHZV75LnNG+BnB6OeHyp7RxHunrtDVQImCTkfx1s4+zXH+4aK9caP X-Received: by 2002:aca:4987:: with SMTP id w129mr1658322oia.103.1583809688822; Mon, 09 Mar 2020 20:08:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1583809688; cv=none; d=google.com; s=arc-20160816; b=ecu27+z7du2kM6pgLpDoAjtgNOsY3zz5asZVxJRom6cdw67KA7qDLIzCWBGS+DqSjx tUE1qLe+g6zXP2vHuQJw0QAvOPW6GZMglu5e2Jp/+fc2tvkfh8wHFGERhjh72VWrlVAV E5d9YNdlaPkyKRsV+c8wqr+jLr4gpIQUlDHqY8NIEe4SKylwjGqRf6kZ1Z+kgr+azxyc SBK3XXvQjYszQG+BhnqKBPHrYsJHlPP1weMTqaQXKJZozsNKh5Vb7NCByOYAX/1ERvk8 Z1gcEy8ld24KNaYJBHwxqG37NKvGU6xr1oDtDMgfL42dZej/tT1mF+2riUzQnNrx+3v8 1Qbg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=pff6ePue267OwhKFGLlsdRreZKY0Nh3xzMZEQUmGaXI=; b=U2D0iDx+eDlXDpqnxNOnlADIPYQ1AUCDYdMaHxt5ht34CxbKzYQtyuCrcvtJQWv+FV 4+i+/umqZYAz2wNDhBdGs5A0pm7HJ/iPNyQMep3o79UMXmI5LVPf5KF9s9wDIp5DP8Bk 9IREL5atg7Bo2iA1Uos4k6YMdfe4SDKF34pzv0clm7PL5jE4Ne55s3cQicl/wP4dXBGd 6oc7upCeSZrEJkeDwOyhPacan1WSD1fTx5UfuDeXwVOT7ulEzgiAi4gpUY2zuwVnGnqT oVNRlYIzbASkVZD9lXanNiOyLIMDMyJEnzTHJKOlfeSFeL5qX1u1HJoxMfmZkuI0MQm8 FY4A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g10si7061148otn.244.2020.03.09.20.07.56; Mon, 09 Mar 2020 20:08:08 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726295AbgCJDHk (ORCPT + 99 others); Mon, 9 Mar 2020 23:07:40 -0400 Received: from mga02.intel.com ([134.134.136.20]:27605 "EHLO mga02.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726170AbgCJDHk (ORCPT ); Mon, 9 Mar 2020 23:07:40 -0400 X-Amp-Result: UNKNOWN X-Amp-Original-Verdict: FILE UNKNOWN X-Amp-File-Uploaded: False Received: from fmsmga007.fm.intel.com ([10.253.24.52]) by orsmga101.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 09 Mar 2020 20:07:39 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.70,535,1574150400"; d="scan'208";a="234196802" Received: from hao-dev.bj.intel.com (HELO localhost) ([10.238.157.65]) by fmsmga007.fm.intel.com with ESMTP; 09 Mar 2020 20:07:37 -0700 Date: Tue, 10 Mar 2020 10:46:26 +0800 From: Wu Hao To: Xu Yilun Cc: mdf@kernel.org, linux-fpga@vger.kernel.org, linux-kernel@vger.kernel.org, Luwei Kang Subject: Re: [PATCH 2/7] fpga: dfl: pci: add irq info for feature devices enumeration Message-ID: <20200310024626.GB11861@hao-dev> References: <1583749790-10837-1-git-send-email-yilun.xu@intel.com> <1583749790-10837-3-git-send-email-yilun.xu@intel.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <1583749790-10837-3-git-send-email-yilun.xu@intel.com> User-Agent: Mutt/1.5.24 (2015-08-30) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Yilun Some comments inline. : ) On Mon, Mar 09, 2020 at 06:29:45PM +0800, Xu Yilun wrote: > Some DFL FPGA PCIe cards (e.g. Intel FPGA Programmable Acceleration > Card) support MSI-X based interrupts. This patch allows PCIe driver > to prepare and pass interrupt resources to DFL via enumeration API. > These interrupt resources could then be assigned to actual features > which use them. > > Signed-off-by: Luwei Kang > Signed-off-by: Wu Hao > Signed-off-by: Xu Yilun > --- > drivers/fpga/dfl-pci.c | 66 ++++++++++++++++++++++++++++++++++++++++++++++---- > 1 file changed, 61 insertions(+), 5 deletions(-) > > diff --git a/drivers/fpga/dfl-pci.c b/drivers/fpga/dfl-pci.c > index 5387550..a3370e5 100644 > --- a/drivers/fpga/dfl-pci.c > +++ b/drivers/fpga/dfl-pci.c > @@ -80,8 +80,23 @@ static void cci_remove_feature_devs(struct pci_dev *pcidev) > dfl_fpga_feature_devs_remove(drvdata->cdev); > } > > +static int *cci_pci_create_irq_table(struct pci_dev *pcidev, unsigned int nvec) > +{ > + int *table, i; > + > + table = kcalloc(nvec, sizeof(int), GFP_KERNEL); Maybe devm_ version is better? > + if (!table) > + return NULL; > + > + for (i = 0; i < nvec; i++) i should be unsigned int as well? > + table[i] = pci_irq_vector(pcidev, i); > + > + return table; > +} > + > /* enumerate feature devices under pci device */ > -static int cci_enumerate_feature_devs(struct pci_dev *pcidev) > +static int cci_enumerate_feature_devs(struct pci_dev *pcidev, > + unsigned int nvec) > { > struct cci_drvdata *drvdata = pci_get_drvdata(pcidev); > struct dfl_fpga_enum_info *info; > @@ -89,6 +104,7 @@ static int cci_enumerate_feature_devs(struct pci_dev *pcidev) > resource_size_t start, len; > int port_num, bar, i, ret = 0; > void __iomem *base; > + int *irq_table; > u32 offset; > u64 v; > > @@ -97,6 +113,18 @@ static int cci_enumerate_feature_devs(struct pci_dev *pcidev) > if (!info) > return -ENOMEM; > > + /* add irq info for enumeration if really needed */ > + if (nvec) { > + irq_table = cci_pci_create_irq_table(pcidev, nvec); > + if (irq_table) { > + dfl_fpga_enum_info_add_irq(info, nvec, irq_table); > + kfree(irq_table); > + } else { > + ret = -ENOMEM; > + goto enum_info_free_exit; > + } > + } > + > /* start to find Device Feature List from Bar 0 */ > base = cci_pci_ioremap_bar(pcidev, 0); > if (!base) { > @@ -173,6 +201,28 @@ static int cci_enumerate_feature_devs(struct pci_dev *pcidev) > return ret; > } > > +static int cci_pci_alloc_irq(struct pci_dev *pcidev) > +{ > + int nvec = pci_msix_vec_count(pcidev); > + int ret; > + > + if (nvec <= 0) { > + dev_dbg(&pcidev->dev, "fpga interrupt not supported\n"); > + return 0; > + } > + > + ret = pci_alloc_irq_vectors(pcidev, nvec, nvec, PCI_IRQ_MSIX); > + if (ret < 0) > + return ret; > + > + return nvec; > +} > + > +static void cci_pci_free_irq(struct pci_dev *pcidev) > +{ > + pci_free_irq_vectors(pcidev); > +} > + > static > int cci_pci_probe(struct pci_dev *pcidev, const struct pci_device_id *pcidevid) > { > @@ -210,14 +260,19 @@ int cci_pci_probe(struct pci_dev *pcidev, const struct pci_device_id *pcidevid) > goto disable_error_report_exit; > } > > - ret = cci_enumerate_feature_devs(pcidev); > - if (ret) { > - dev_err(&pcidev->dev, "enumeration failure %d.\n", ret); > + ret = cci_pci_alloc_irq(pcidev); > + if (ret < 0) { > + dev_err(&pcidev->dev, "Fail to alloc irq %d.\n", ret); we prepare mmio resources in side cci_enumerate_feature_devs. maybe we could put irq resources code in side cce_enumerate_feature_devs too? Thanks Hao > goto disable_error_report_exit; > } > > - return ret; > + ret = cci_enumerate_feature_devs(pcidev, (unsigned int)ret); > + if (!ret) > + return ret; > + > + dev_err(&pcidev->dev, "enumeration failure %d.\n", ret); > > + cci_pci_free_irq(pcidev); > disable_error_report_exit: > pci_disable_pcie_error_reporting(pcidev); > return ret; > @@ -263,6 +318,7 @@ static void cci_pci_remove(struct pci_dev *pcidev) > cci_pci_sriov_configure(pcidev, 0); > > cci_remove_feature_devs(pcidev); > + cci_pci_free_irq(pcidev); > pci_disable_pcie_error_reporting(pcidev); > } > > -- > 2.7.4