Received: by 2002:a25:e7d8:0:0:0:0:0 with SMTP id e207csp423874ybh; Wed, 11 Mar 2020 03:53:18 -0700 (PDT) X-Google-Smtp-Source: ADFU+vu7dryApTbK2k2HOy39+7DCcY4ZoHB/y9fbMOVgNxTc+nbefmxVCJJ2sQ/epABcpR+rNJeg X-Received: by 2002:a4a:dd19:: with SMTP id m25mr191392oou.2.1583923998875; Wed, 11 Mar 2020 03:53:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1583923998; cv=none; d=google.com; s=arc-20160816; b=thfkBQoPsDQnJoURVAh11gZtvVUGaEwJLkfjg/Mlvt2WAEXtUfpdGz1sDi2IIDPREm MPbfa+e6Umo8mT+fQM2Cep4/D/grzBekk0gQcsFgP19bGbO0/zxCpKReGaIqfef0irgE GjhwTp/lPqAmUDEEQGrFpUpK8cjD9OTRA3tLtuG6Z/zMAdL0fxCh2wBmDBbKquU86k7e aRzQO7m5aMjnMYUjnFUQ4XjE/3XbIGW8P5rPnDVf6nbk6mQ+jULx6b86PAu+cDmwD5tO sz4gOtkxInjzDhbtzs2U7Db1KKpUCNn4gIfTH2FJtGgnmfuuqkhhvlCYMhjeOPJT8lNY hBug== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date; bh=ZJSfk1GRRkhKMzZfimZciFR7F/XuzyGLi+Q7gAM1XXI=; b=ep9HWrHJFnX4S+oSHeHUkmCtVLEZRggzcI4qBraUjUa/R5SKxKLG/zJVobTfitglpr Z0mGa9BI6qqvodBbKZml52Tnl88LM4zI6wxEsAnWkkYCpUHLnwGlEnug4lL/6MfI1DAm DWHzJ2kDo1V2ZngegmClA1+Y6Ly3QDGy89eFznoblhxMPBmdzCeDHjaZitRWDE95YtOO fDMPheWz9Aka3cgmpQUmhBBOwb6g/OtKx6ZG4mL/j3FM5JFAGYis8FUwj2jNPebpXADL BGAKepEbuE6r75/FRJox22jNYPqoh1kyJFELDCyHw2j2MMz8SAXL2pZuXwz5ui+oV/mC sFUg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c20si910436oic.99.2020.03.11.03.53.04; Wed, 11 Mar 2020 03:53:18 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729037AbgCKKwS (ORCPT + 99 others); Wed, 11 Mar 2020 06:52:18 -0400 Received: from foss.arm.com ([217.140.110.172]:47928 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726044AbgCKKwR (ORCPT ); Wed, 11 Mar 2020 06:52:17 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 1A2821FB; Wed, 11 Mar 2020 03:52:17 -0700 (PDT) Received: from e121166-lin.cambridge.arm.com (e121166-lin.cambridge.arm.com [10.1.196.255]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 1E8453F6CF; Wed, 11 Mar 2020 03:52:15 -0700 (PDT) Date: Wed, 11 Mar 2020 10:52:00 +0000 From: Lorenzo Pieralisi To: Vidya Sagar Cc: bhelgaas@google.com, robh+dt@kernel.org, thierry.reding@gmail.com, jonathanh@nvidia.com, andrew.murray@arm.com, kishon@ti.com, gustavo.pimentel@synopsys.com, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-tegra@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, kthota@nvidia.com, mmaddireddy@nvidia.com, sagar.tv@gmail.com Subject: Re: [PATCH V5 0/5] Add support for PCIe endpoint mode in Tegra194 Message-ID: <20200311105141.GA30083@e121166-lin.cambridge.arm.com> References: <20200303181052.16134-1-vidyas@nvidia.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20200303181052.16134-1-vidyas@nvidia.com> User-Agent: Mutt/1.9.4 (2018-02-28) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, Mar 03, 2020 at 11:40:47PM +0530, Vidya Sagar wrote: > Tegra194 has three (C0, C4 & C5) dual mode PCIe controllers that can operate > either in root port mode or in end point mode but only in one mode at a time. > Platform P2972-0000 supports enabling endpoint mode for C5 controller. This > patch series adds support for PCIe endpoint mode in both the driver as well as > in DT. > This patch series depends on the changes made for Synopsys DesignWare endpoint > mode subsystem that are recently accepted. > @ https://patchwork.kernel.org/project/linux-pci/list/?series=202211 > which in turn depends on the patch made by Kishon > @ https://patchwork.kernel.org/patch/10975123/ > which is also under review. > > V5: > * Rebased patch-2 on top of Lorenzo's pci/endpoint branch > * Removed unwanted header files inclusion in patch-5 Applied patches 1,2,5 to pci/endpoint for v5.7, please let me know if something is missing. Thanks, Lorenzo > V4: > * Started using threaded irqs instead of kthreads > > V3: > * Re-ordered patches in the series to make the driver change as the last patch > * Took care of Thierry's review comments > > V2: > * Addressed Thierry & Bjorn's review comments > * Added EP mode specific binding documentation to already existing binding documentation file > * Removed patch that enables GPIO controller nodes explicitly as they are enabled already > > Vidya Sagar (5): > soc/tegra: bpmp: Update ABI header > dt-bindings: PCI: tegra: Add DT support for PCIe EP nodes in Tegra194 > arm64: tegra: Add PCIe endpoint controllers nodes for Tegra194 > arm64: tegra: Add support for PCIe endpoint mode in P2972-0000 > platform > PCI: tegra: Add support for PCIe endpoint mode in Tegra194 > > .../bindings/pci/nvidia,tegra194-pcie.txt | 125 +++- > .../boot/dts/nvidia/tegra194-p2972-0000.dts | 18 + > arch/arm64/boot/dts/nvidia/tegra194.dtsi | 99 +++ > drivers/pci/controller/dwc/Kconfig | 30 +- > drivers/pci/controller/dwc/pcie-tegra194.c | 679 +++++++++++++++++- > include/soc/tegra/bpmp-abi.h | 10 +- > 6 files changed, 916 insertions(+), 45 deletions(-) > > -- > 2.17.1 >