Received: by 2002:a25:e7d8:0:0:0:0:0 with SMTP id e207csp650656ybh; Wed, 11 Mar 2020 08:09:31 -0700 (PDT) X-Google-Smtp-Source: ADFU+vsYx01Wy7++tuIy/ah1qPF+LGtT0WDXLgfZo+cENzkI4Xv1VJflUB69a8xK724OUjb8mIMD X-Received: by 2002:a9d:6254:: with SMTP id i20mr2841746otk.130.1583939370830; Wed, 11 Mar 2020 08:09:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1583939370; cv=none; d=google.com; s=arc-20160816; b=gWaHxjwPPnFAmdXs9EUTx4F5ZvanYYPMkK7WhNfQpsdChbSpJ8S8iZ9kxFIsfhupzU nM449MJCyyywUJHEOLJDeEv7XIu0ai0UUMwEqYDBHhIhHRcj52ZU2IM0T6PYnWwbavIO FsmZZyp2tcq4uhppnPvIVcgZrZI3bxaWsVbimkbQe9UWuMHoXJpRI2nQW1tNKpUVoxvc V2REm4TdtuEL3NJVjy/niapmyJUimdB7FNHEwJl5F81IXEuu8e3FtbxuVp58i4+akvhp 3gYLyqBWrrGYZlWlOGt6jicv3b/NUXjnfrOiNadV8XuRL/o2r71WNXKN0k3m/eJJpclN 9OrQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:in-reply-to :mime-version:user-agent:date:message-id:from:references:cc:to :subject; bh=ejgthk0WXsxIR43fnWyulcmUjxrqgGYs6Dpbnt8vGSA=; b=hrbKsNmJPYjvf8o2jgxbLgKqS00opWleyiqeebk/oGUPOh4Ft+wDhVW/M8PkPEY1nf B6P3c23ICeSn9fxzgTmRgSOz57hgcmNQdtrNRANcimecXI8DeZxrSXyWRCqPHinEHPOm sNTq1xZ3kPHI4+dtPhjx1Id2GttF7LUdDP/mYpB2S3aZ9BmkfZlybkSLmriDIwVyTNxg 8XKdUc7XVHaflDyTmL0mXp4WhXa83ha6uZcNbRkzps5+D3I0d7JqSMsb//j4DHadfGz5 IXmx+6wi67bReFy0AMVX98957EN9Ck9CW+33ma1CPQQIySdZG7nv8VV7BLsDgxljaB4a CtOA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x24si1334110otq.261.2020.03.11.08.09.17; Wed, 11 Mar 2020 08:09:30 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729810AbgCKPG2 (ORCPT + 99 others); Wed, 11 Mar 2020 11:06:28 -0400 Received: from regular1.263xmail.com ([211.150.70.195]:58740 "EHLO regular1.263xmail.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729521AbgCKPG2 (ORCPT ); Wed, 11 Mar 2020 11:06:28 -0400 X-Greylist: delayed 493 seconds by postgrey-1.27 at vger.kernel.org; Wed, 11 Mar 2020 11:06:04 EDT Received: from localhost (unknown [192.168.167.13]) by regular1.263xmail.com (Postfix) with ESMTP id A0C77BB0; Wed, 11 Mar 2020 22:56:53 +0800 (CST) X-MAIL-GRAY: 0 X-MAIL-DELIVERY: 1 X-ADDR-CHECKED4: 1 X-ANTISPAM-LEVEL: 2 X-SKE-CHECKED: 1 X-ABS-CHECKED: 1 Received: from [192.168.2.106] (unknown [112.49.214.205]) by smtp.263.net (postfix) whith ESMTP id P30134T140169747363584S1583938607895180_; Wed, 11 Mar 2020 22:56:54 +0800 (CST) X-IP-DOMAINF: 1 X-UNIQUE-TAG: X-RL-SENDER: hjc@rock-chips.com X-SENDER: hjc@rock-chips.com X-LOGIN-NAME: hjc@rock-chips.com X-FST-TO: linux-kernel@vger.kernel.org X-SENDER-IP: 112.49.214.205 X-ATTACHMENT-NUM: 0 X-DNS-TYPE: 0 X-System-Flag: 0 Subject: Re: [PATCH v2] dt-bindings: display: convert rockchip vop bindings to yaml To: Johan Jonker , heiko@sntech.de Cc: airlied@linux.ie, daniel@ffwll.ch, robh+dt@kernel.org, dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org References: <20200311130515.10663-1-jbx6244@gmail.com> From: "sandy.huang" Message-ID: <28eb8ff1-b180-ebf7-a74c-966c6c7df2db@rock-chips.com> Date: Wed, 11 Mar 2020 22:56:47 +0800 User-Agent: Mozilla/5.0 (Windows NT 10.0; WOW64; rv:68.0) Gecko/20100101 Thunderbird/68.5.0 MIME-Version: 1.0 In-Reply-To: <20200311130515.10663-1-jbx6244@gmail.com> Content-Type: text/plain; charset=gbk; format=flowed Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi johan, ?? 2020/3/11 21:05, Johan Jonker ะด??: > Current dts files with 'vop' nodes are manually verified. > In order to automate this process rockchip-vop.txt > has to be converted to yaml. > > Signed-off-by: Johan Jonker > --- > Changes v2: > No new properties > --- > .../bindings/display/rockchip/rockchip-vop.txt | 74 ------------ > .../bindings/display/rockchip/rockchip-vop.yaml | 126 +++++++++++++++++++++ > 2 files changed, 126 insertions(+), 74 deletions(-) > delete mode 100644 Documentation/devicetree/bindings/display/rockchip/rockchip-vop.txt > create mode 100644 Documentation/devicetree/bindings/display/rockchip/rockchip-vop.yaml > > diff --git a/Documentation/devicetree/bindings/display/rockchip/rockchip-vop.txt b/Documentation/devicetree/bindings/display/rockchip/rockchip-vop.txt > deleted file mode 100644 > index 8b3a5f514..000000000 > --- a/Documentation/devicetree/bindings/display/rockchip/rockchip-vop.txt > +++ /dev/null > @@ -1,74 +0,0 @@ > -device-tree bindings for rockchip soc display controller (vop) > - > -VOP (Visual Output Processor) is the Display Controller for the Rockchip Can you change (Visual Out Processor) to (Video Out Processor) by the way, we have change this at the latest TRM document. thanks. > -series of SoCs which transfers the image data from a video memory > -buffer to an external LCD interface. > - > -Required properties: > -- compatible: value should be one of the following > - "rockchip,rk3036-vop"; > - "rockchip,rk3126-vop"; > - "rockchip,px30-vop-lit"; > - "rockchip,px30-vop-big"; > - "rockchip,rk3066-vop"; > - "rockchip,rk3188-vop"; > - "rockchip,rk3288-vop"; > - "rockchip,rk3368-vop"; > - "rockchip,rk3366-vop"; > - "rockchip,rk3399-vop-big"; > - "rockchip,rk3399-vop-lit"; > - "rockchip,rk3228-vop"; > - "rockchip,rk3328-vop"; > - > -- reg: Must contain one entry corresponding to the base address and length > - of the register space. Can optionally contain a second entry > - corresponding to the CRTC gamma LUT address. > - > -- interrupts: should contain a list of all VOP IP block interrupts in the > - order: VSYNC, LCD_SYSTEM. The interrupt specifier > - format depends on the interrupt controller used. > - > -- clocks: must include clock specifiers corresponding to entries in the > - clock-names property. > - > -- clock-names: Must contain > - aclk_vop: for ddr buffer transfer. > - hclk_vop: for ahb bus to R/W the phy regs. > - dclk_vop: pixel clock. > - > -- resets: Must contain an entry for each entry in reset-names. > - See ../reset/reset.txt for details. > -- reset-names: Must include the following entries: > - - axi > - - ahb > - - dclk > - > -- iommus: required a iommu node > - > -- port: A port node with endpoint definitions as defined in > - Documentation/devicetree/bindings/media/video-interfaces.txt. > - > -Example: > -SoC specific DT entry: > - vopb: vopb@ff930000 { > - compatible = "rockchip,rk3288-vop"; > - reg = <0x0 0xff930000 0x0 0x19c>, <0x0 0xff931000 0x0 0x1000>; > - interrupts = ; > - clocks = <&cru ACLK_VOP0>, <&cru DCLK_VOP0>, <&cru HCLK_VOP0>; > - clock-names = "aclk_vop", "dclk_vop", "hclk_vop"; > - resets = <&cru SRST_LCDC1_AXI>, <&cru SRST_LCDC1_AHB>, <&cru SRST_LCDC1_DCLK>; > - reset-names = "axi", "ahb", "dclk"; > - iommus = <&vopb_mmu>; > - vopb_out: port { > - #address-cells = <1>; > - #size-cells = <0>; > - vopb_out_edp: endpoint@0 { > - reg = <0>; > - remote-endpoint=<&edp_in_vopb>; > - }; > - vopb_out_hdmi: endpoint@1 { > - reg = <1>; > - remote-endpoint=<&hdmi_in_vopb>; > - }; > - }; > - }; > diff --git a/Documentation/devicetree/bindings/display/rockchip/rockchip-vop.yaml b/Documentation/devicetree/bindings/display/rockchip/rockchip-vop.yaml > new file mode 100644 > index 000000000..cb88849f2 > --- /dev/null > +++ b/Documentation/devicetree/bindings/display/rockchip/rockchip-vop.yaml > @@ -0,0 +1,126 @@ > +# SPDX-License-Identifier: GPL-2.0 > +%YAML 1.2 > +--- > +$id: http://devicetree.org/schemas/display/rockchip/rockchip-vop.yaml# > +$schema: http://devicetree.org/meta-schemas/core.yaml# > + > +title: Rockchip soc display controller (VOP) > + > +description: > + VOP (Visual Output Processor) is the Display Controller for the Rockchip > + series of SoCs which transfers the image data from a video memory > + buffer to an external LCD interface. > + > +maintainers: > + - Sandy Huang > + - Heiko Stuebner > + > +properties: > + compatible: > + oneOf: > + - const: rockchip,px30-vop-big > + - const: rockchip,px30-vop-lit > + - const: rockchip,rk3036-vop > + - const: rockchip,rk3066-vop > + - const: rockchip,rk3126-vop > + - const: rockchip,rk3188-vop > + - const: rockchip,rk3228-vop > + - const: rockchip,rk3288-vop > + - const: rockchip,rk3328-vop > + - const: rockchip,rk3366-vop > + - const: rockchip,rk3368-vop > + - const: rockchip,rk3399-vop-big > + - const: rockchip,rk3399-vop-lit > + > + reg: > + minItems: 1 > + items: > + - description: > + Must contain one entry corresponding to the base address and length > + of the register space. > + - description: > + Can optionally contain a second entry corresponding to > + the CRTC gamma LUT address. > + > + interrupts: > + maxItems: 1 > + description: > + Should contain a list of all VOP IP block interrupts in the > + order VSYNC, LCD_SYSTEM. The interrupt specifier > + format depends on the interrupt controller used. > + > + clocks: > + items: > + - description: Clock for ddr buffer transfer. > + - description: Pixel clock. > + - description: Clock for the ahb bus to R/W the phy regs. > + > + clock-names: > + items: > + - const: aclk_vop > + - const: dclk_vop > + - const: hclk_vop > + > + resets: > + minItems: 3 > + maxItems: 3 > + > + reset-names: > + items: > + - const: axi > + - const: ahb > + - const: dclk > + > + port: > + type: object > + description: > + A port node with endpoint definitions as defined in > + Documentation/devicetree/bindings/media/video-interfaces.txt. > + > + iommus: > + maxItems: 1 > + > +required: > + - compatible > + - reg > + - interrupts > + - clocks > + - clock-names > + - resets > + - reset-names > + - port > + > +additionalProperties: false > + > +examples: > + - | > + #include > + #include > + #include > + vopb: vopb@ff930000 { > + compatible = "rockchip,rk3288-vop"; > + reg = <0x0 0xff930000 0x0 0x19c>, > + <0x0 0xff931000 0x0 0x1000>; > + interrupts = ; > + clocks = <&cru ACLK_VOP0>, > + <&cru DCLK_VOP0>, > + <&cru HCLK_VOP0>; > + clock-names = "aclk_vop", "dclk_vop", "hclk_vop"; > + resets = <&cru SRST_LCDC1_AXI>, > + <&cru SRST_LCDC1_AHB>, > + <&cru SRST_LCDC1_DCLK>; > + reset-names = "axi", "ahb", "dclk"; > + iommus = <&vopb_mmu>; > + vopb_out: port { > + #address-cells = <1>; > + #size-cells = <0>; > + vopb_out_edp: endpoint@0 { > + reg = <0>; > + remote-endpoint=<&edp_in_vopb>; > + }; > + vopb_out_hdmi: endpoint@1 { > + reg = <1>; > + remote-endpoint=<&hdmi_in_vopb>; > + }; > + }; > + };