Received: by 2002:a25:e7d8:0:0:0:0:0 with SMTP id e207csp685367ybh; Wed, 11 Mar 2020 08:47:57 -0700 (PDT) X-Google-Smtp-Source: ADFU+vv88XH2fQuaHgIndeMAKpwQkF0Lyraehkm0sZHygXasRK7lSazp+/YK0A39kyww0UHZvgSD X-Received: by 2002:aca:1319:: with SMTP id e25mr2321119oii.4.1583941677348; Wed, 11 Mar 2020 08:47:57 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1583941677; cv=none; d=google.com; s=arc-20160816; b=yiexCFDxkFEec7sZJkwoeqd9o6cMXjH/QYKrrdcZBsepaQz5LKXWlsnEXNbuVjPVvX IWoyHqS85kKqICdYC9VvnjxfHlkL6xriVcVLfGR4kAljylrRUCt1NHRzaDXaHmXT1ny5 c7jwAPFg2LSWzwrEVaQTW6s5UuD8kXIWSeGDq9hFT8thERWTKrjoUohzDiKgp+LjchXj G1jANRos/EqIOdt38KgtsRHKt9NZJByTpd3ZavzUug4ZbLz6yhCUaufIBlaHlbvHM1lx M4AWebx69VjfWBHQ1J72yBdqYdDHR1cxEeZbVmTHWDOPAlWpKK1oxjwNXnIM3KR6BM1f uHzg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=z5t96Bz5TG2ngiXDKpdYYt5cKly8oRUuVd4LybgJQH0=; b=tyjkiJE/euBfSb08Us4UOslbfRTMV96vh4P1G3v3IZ8LU7aisGkz2HHjXaOrshgSwl rZ5sE6L+unSr+QE6HRxxC6uQKF+NQqfPT+Rl9ulpVxdU9+lYF4WQMuTNDyGOsRDW9s6V EjIphA5jXioeZ7XVd9epqmmaf1bWGK+wwizeseZCr7hbfsqL3NSos0clUYA4hAuxQ2Gw XRpR5zs/sbw9MBtOt6I6xFDe9v4w2gU8KdMxw9z8HzFluhC2ro8JlwSxF6nFjrkUXn9i O0spErD31zntN316ynDZhKmC5vDmnuHre8S7A2FQXaQSEs2kYfWi8BoNxtjvS2ui+s2c 66gQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m16si342718ooq.88.2020.03.11.08.47.41; Wed, 11 Mar 2020 08:47:57 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729988AbgCKPrQ (ORCPT + 99 others); Wed, 11 Mar 2020 11:47:16 -0400 Received: from foss.arm.com ([217.140.110.172]:51138 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729742AbgCKPrQ (ORCPT ); Wed, 11 Mar 2020 11:47:16 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id BDDA431B; Wed, 11 Mar 2020 08:47:15 -0700 (PDT) Received: from [10.1.196.37] (e121345-lin.cambridge.arm.com [10.1.196.37]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id 7B4833F6CF; Wed, 11 Mar 2020 08:47:14 -0700 (PDT) Subject: Re: [PATCH] ARM: dts: dra7: Add bus_dma_limit for L3 bus To: Tony Lindgren , Roger Quadros Cc: Tero Kristo , hch@lst.de, robh+dt@kernel.org, nm@ti.com, nsekhar@ti.com, linux-omap@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org References: <20200310115309.31354-1-rogerq@ti.com> <20200310154829.GS37466@atomide.com> <20200311152347.GW37466@atomide.com> From: Robin Murphy Message-ID: Date: Wed, 11 Mar 2020 15:47:12 +0000 User-Agent: Mozilla/5.0 (X11; Linux aarch64; rv:60.0) Gecko/20100101 Thunderbird/60.9.0 MIME-Version: 1.0 In-Reply-To: <20200311152347.GW37466@atomide.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-GB Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 11/03/2020 3:23 pm, Tony Lindgren wrote: > * Roger Quadros [200311 07:21]: >> >> >> On 10/03/2020 17:48, Tony Lindgren wrote: >>> * Tero Kristo [200310 14:46]: >>>> On 10/03/2020 13:53, Roger Quadros wrote: >>>>> The L3 interconnect can access only 32-bits of address. >>>>> Add the dma-ranges property to reflect this limit. >>>>> >>>>> This will ensure that no device under L3 is >>>>> given > 32-bit address for DMA. >>>>> >>>>> Issue was observed only with SATA on DRA7-EVM with 4GB RAM >>>>> and CONFIG_ARM_LPAE enabled. This is because the controller >>>>> can perform 64-bit DMA and was setting the dma_mask to 64-bit. >>>>> >>>>> Setting the correct bus_dma_limit fixes the issue. >>>> >>>> This seems kind of messy to modify almost every DT node because of this.... >>>> Are you sure this is the only way to get it done? No way to modify the sata >>>> node only which is impacted somehow? >>>> >>>> Also, what if you just pass 0xffffffff to the dma-ranges property? That >>>> would avoid modifying every node I guess. >>> >>> Also, I think these interconnects are not limited to 32-bit access. >> >> But from Table 2-1. L3_MAIN Memory Map >> >> Start address 0x0000_0000 >> End address 0xFFFF_FFFF >> >> So it is 32-bit limit, right? > > Hmm so what war Robin saying earlier that DMA access seems to be > limited to lower 2GB only though? That's the lower 2GB *of DRAM*, which occupies the upper 2GB of the L3 memory map ;) Robin.