Received: by 2002:a25:e7d8:0:0:0:0:0 with SMTP id e207csp811092ybh; Wed, 11 Mar 2020 11:17:36 -0700 (PDT) X-Google-Smtp-Source: ADFU+vsDeabgAVaR0rmsiAs+PTQBwcapQ8sBtXMvWjH8HpxWWKkNtnZTviV3z03gQ9BRpnn0w9EI X-Received: by 2002:aca:d68e:: with SMTP id n136mr2894918oig.103.1583950656771; Wed, 11 Mar 2020 11:17:36 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1583950656; cv=none; d=google.com; s=arc-20160816; b=qmlvYHVQJinjAasM6hDCZykz1jJ0ldtu/+WXCx7jaLA79h3czICyZrV82IKP+7s18H Szmm9MISz8Lb/3nUXLEJPtk9o85Q7zN4Ide76XL/5gd5YtZ7WKd/NxnK+SJbkPYxdeHh 8HntG0tUzQuPn7gXSZjuIi2cUY6fDC2ud4nBo2O1UsP2Y3/BOXF+05YwfyaRp0tiXgWz 15KTKQWcClghiCMsn3cnNBDSkTN+Lx+rL6bhHY40/l2kdkATR+/eY10uotI+pkR+xgcH LlTu6r7QBqkZuNVN/ntVKqvD1ibRRVe9x50RjqKIYnSyLcW2xB1TpLS3TNMJVHksV1BU FU4g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature; bh=baF0cOc19NhVZBDcEbbxYRVso1Gej82kJBH4AZvQQX0=; b=BnTEjGvZBzJ1Lvp+Lc6RtucanoUZn4cB2JjrNOWgGCABMXqf7VZW3QmOVM6O+TbyDq Mpc/yIoz+8PP/310Vxk4wy//Flum986tkiWeZmVY5ofkdGjPy6BeLRk4K0ETbybMClKU fWrpBuBUOSIsKNduYItFnyeC+hrGjlJc6FMpPd5qGaF/3d6+UkHsmWBF3z+V8rCFjcUB l5AS0kHt+HyTTlgQjgkAETgJ4kYHB2B5/HkKJ0sVK/4XC2x/OVMWr6KjnEKPWtkVnj49 P2VyU+TgshnaZwXIgUWXFjUjVY5iMlzYu8BqWzjGtoiZ/rGwgYhqI7pcJhgynMWYhDUh wIlA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=RgRlpXAA; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n21si1453342oic.0.2020.03.11.11.17.18; Wed, 11 Mar 2020 11:17:36 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=RgRlpXAA; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730778AbgCKSPi (ORCPT + 99 others); Wed, 11 Mar 2020 14:15:38 -0400 Received: from mail-wm1-f65.google.com ([209.85.128.65]:38733 "EHLO mail-wm1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730658AbgCKSPh (ORCPT ); Wed, 11 Mar 2020 14:15:37 -0400 Received: by mail-wm1-f65.google.com with SMTP id n2so3206599wmc.3; Wed, 11 Mar 2020 11:15:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id; bh=baF0cOc19NhVZBDcEbbxYRVso1Gej82kJBH4AZvQQX0=; b=RgRlpXAARoK4UDgtbTLPZbVGgPugpS0EzzmUef6LcMt88NXtflrQHTKDcLRbitNJq2 LJG0RRFJOB9teE7rKadbmuoOD2Dd1Y6izSMWLKMbYlECEkq06GK217516s0jMynUcMhM wZpN9z5Iwi8airyzJSZNTuDmyDx6PrD4gSciETn1zje4af5T/QZIp/jurfa91uokIT4Z KyTOc8rBJZ9UuWau6+/DXkc2R907LOPAsvlB4wJdMEnqo0Lohdv87teoOQ96ZFWM4933 tITivDivoucRboacSC7h/bf7SwhH7AbmgeMhZJ/f1190ppQG8bpO148c1ESMKOJH6JPo m3SA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=baF0cOc19NhVZBDcEbbxYRVso1Gej82kJBH4AZvQQX0=; b=eccu2C0loT3A+qh4sr8q6/qtxlkbwFENxFe74Nyp14R+9eg/OH9Z9j1kKVeU1cEull 7W1X9JGljWjd6MuqY1SUxr0NFOwJaUhOxBpEqrnqlqjgW6PR9DakYTlNBYUFhlVHxAKh wfom0Rk0bRF0LJX9OciKxhbP4jOkvLbow+rHB7G5smInp7yCHeCM8jwCWg93wURGoW1w rOH/AENyKyO6b2Is6eEDjx0vTx+c4mAOYUdhXuqt5yNgjrAlKw/5LwoGq3ufy5s7MeyW Fr/iIUMA/5dNd0UO1rTQg4jGrn07NpImNLN/HqWI6/VFdPfAXvqKVdmaPGBF7r+/cQfZ 3grA== X-Gm-Message-State: ANhLgQ2HMAQuc7Lhjug/UDoQI45AuQ1twBhvtoLutPf5dVlA9XewbaYV yonb9Mh2MvIXvtMnzeKTTCU= X-Received: by 2002:a1c:9d09:: with SMTP id g9mr35901wme.68.1583950534502; Wed, 11 Mar 2020 11:15:34 -0700 (PDT) Received: from debian.home (ip51ccf9cd.speed.planet.nl. [81.204.249.205]) by smtp.gmail.com with ESMTPSA id b12sm45179202wro.66.2020.03.11.11.15.32 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 11 Mar 2020 11:15:33 -0700 (PDT) From: Johan Jonker To: heiko@sntech.de Cc: hjc@rock-chips.com, airlied@linux.ie, daniel@ffwll.ch, robh+dt@kernel.org, dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH v3] dt-bindings: display: convert rockchip vop bindings to yaml Date: Wed, 11 Mar 2020 19:15:24 +0100 Message-Id: <20200311181524.25108-1-jbx6244@gmail.com> X-Mailer: git-send-email 2.11.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Current dts files with 'vop' nodes are manually verified. In order to automate this process rockchip-vop.txt has to be converted to yaml. Signed-off-by: Johan Jonker --- Changes v3: Change description Changes v2: No new properties --- .../bindings/display/rockchip/rockchip-vop.txt | 74 ------------ .../bindings/display/rockchip/rockchip-vop.yaml | 126 +++++++++++++++++++++ 2 files changed, 126 insertions(+), 74 deletions(-) delete mode 100644 Documentation/devicetree/bindings/display/rockchip/rockchip-vop.txt create mode 100644 Documentation/devicetree/bindings/display/rockchip/rockchip-vop.yaml diff --git a/Documentation/devicetree/bindings/display/rockchip/rockchip-vop.txt b/Documentation/devicetree/bindings/display/rockchip/rockchip-vop.txt deleted file mode 100644 index 8b3a5f514..000000000 --- a/Documentation/devicetree/bindings/display/rockchip/rockchip-vop.txt +++ /dev/null @@ -1,74 +0,0 @@ -device-tree bindings for rockchip soc display controller (vop) - -VOP (Visual Output Processor) is the Display Controller for the Rockchip -series of SoCs which transfers the image data from a video memory -buffer to an external LCD interface. - -Required properties: -- compatible: value should be one of the following - "rockchip,rk3036-vop"; - "rockchip,rk3126-vop"; - "rockchip,px30-vop-lit"; - "rockchip,px30-vop-big"; - "rockchip,rk3066-vop"; - "rockchip,rk3188-vop"; - "rockchip,rk3288-vop"; - "rockchip,rk3368-vop"; - "rockchip,rk3366-vop"; - "rockchip,rk3399-vop-big"; - "rockchip,rk3399-vop-lit"; - "rockchip,rk3228-vop"; - "rockchip,rk3328-vop"; - -- reg: Must contain one entry corresponding to the base address and length - of the register space. Can optionally contain a second entry - corresponding to the CRTC gamma LUT address. - -- interrupts: should contain a list of all VOP IP block interrupts in the - order: VSYNC, LCD_SYSTEM. The interrupt specifier - format depends on the interrupt controller used. - -- clocks: must include clock specifiers corresponding to entries in the - clock-names property. - -- clock-names: Must contain - aclk_vop: for ddr buffer transfer. - hclk_vop: for ahb bus to R/W the phy regs. - dclk_vop: pixel clock. - -- resets: Must contain an entry for each entry in reset-names. - See ../reset/reset.txt for details. -- reset-names: Must include the following entries: - - axi - - ahb - - dclk - -- iommus: required a iommu node - -- port: A port node with endpoint definitions as defined in - Documentation/devicetree/bindings/media/video-interfaces.txt. - -Example: -SoC specific DT entry: - vopb: vopb@ff930000 { - compatible = "rockchip,rk3288-vop"; - reg = <0x0 0xff930000 0x0 0x19c>, <0x0 0xff931000 0x0 0x1000>; - interrupts = ; - clocks = <&cru ACLK_VOP0>, <&cru DCLK_VOP0>, <&cru HCLK_VOP0>; - clock-names = "aclk_vop", "dclk_vop", "hclk_vop"; - resets = <&cru SRST_LCDC1_AXI>, <&cru SRST_LCDC1_AHB>, <&cru SRST_LCDC1_DCLK>; - reset-names = "axi", "ahb", "dclk"; - iommus = <&vopb_mmu>; - vopb_out: port { - #address-cells = <1>; - #size-cells = <0>; - vopb_out_edp: endpoint@0 { - reg = <0>; - remote-endpoint=<&edp_in_vopb>; - }; - vopb_out_hdmi: endpoint@1 { - reg = <1>; - remote-endpoint=<&hdmi_in_vopb>; - }; - }; - }; diff --git a/Documentation/devicetree/bindings/display/rockchip/rockchip-vop.yaml b/Documentation/devicetree/bindings/display/rockchip/rockchip-vop.yaml new file mode 100644 index 000000000..be363e2e8 --- /dev/null +++ b/Documentation/devicetree/bindings/display/rockchip/rockchip-vop.yaml @@ -0,0 +1,126 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/display/rockchip/rockchip-vop.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Rockchip SoC display controller (VOP) + +description: + VOP (Video Out Processor) is the display controller for the Rockchip + series of SoCs which transfers the image data from a video memory + buffer to an external LCD interface. + +maintainers: + - Sandy Huang + - Heiko Stuebner + +properties: + compatible: + oneOf: + - const: rockchip,px30-vop-big + - const: rockchip,px30-vop-lit + - const: rockchip,rk3036-vop + - const: rockchip,rk3066-vop + - const: rockchip,rk3126-vop + - const: rockchip,rk3188-vop + - const: rockchip,rk3228-vop + - const: rockchip,rk3288-vop + - const: rockchip,rk3328-vop + - const: rockchip,rk3366-vop + - const: rockchip,rk3368-vop + - const: rockchip,rk3399-vop-big + - const: rockchip,rk3399-vop-lit + + reg: + minItems: 1 + items: + - description: + Must contain one entry corresponding to the base address and length + of the register space. + - description: + Can optionally contain a second entry corresponding to + the CRTC gamma LUT address. + + interrupts: + maxItems: 1 + description: + Should contain a list of all VOP IP block interrupts in the + order VSYNC, LCD_SYSTEM. The interrupt specifier + format depends on the interrupt controller used. + + clocks: + items: + - description: Clock for ddr buffer transfer. + - description: Pixel clock. + - description: Clock for the ahb bus to R/W the phy regs. + + clock-names: + items: + - const: aclk_vop + - const: dclk_vop + - const: hclk_vop + + resets: + minItems: 3 + maxItems: 3 + + reset-names: + items: + - const: axi + - const: ahb + - const: dclk + + port: + type: object + description: + A port node with endpoint definitions as defined in + Documentation/devicetree/bindings/media/video-interfaces.txt. + + iommus: + maxItems: 1 + +required: + - compatible + - reg + - interrupts + - clocks + - clock-names + - resets + - reset-names + - port + +additionalProperties: false + +examples: + - | + #include + #include + #include + vopb: vopb@ff930000 { + compatible = "rockchip,rk3288-vop"; + reg = <0x0 0xff930000 0x0 0x19c>, + <0x0 0xff931000 0x0 0x1000>; + interrupts = ; + clocks = <&cru ACLK_VOP0>, + <&cru DCLK_VOP0>, + <&cru HCLK_VOP0>; + clock-names = "aclk_vop", "dclk_vop", "hclk_vop"; + resets = <&cru SRST_LCDC1_AXI>, + <&cru SRST_LCDC1_AHB>, + <&cru SRST_LCDC1_DCLK>; + reset-names = "axi", "ahb", "dclk"; + iommus = <&vopb_mmu>; + vopb_out: port { + #address-cells = <1>; + #size-cells = <0>; + vopb_out_edp: endpoint@0 { + reg = <0>; + remote-endpoint=<&edp_in_vopb>; + }; + vopb_out_hdmi: endpoint@1 { + reg = <1>; + remote-endpoint=<&hdmi_in_vopb>; + }; + }; + }; -- 2.11.0