Received: by 2002:a25:e7d8:0:0:0:0:0 with SMTP id e207csp531581ybh; Thu, 12 Mar 2020 06:34:59 -0700 (PDT) X-Google-Smtp-Source: ADFU+vtlj7J/byPmXJ+9q2rI4/I3poMDcMjm1fT3rLSDlX21mrkwBquWJIZ5YTy9MKvDYdQMtQpK X-Received: by 2002:a05:6830:1605:: with SMTP id g5mr1330199otr.268.1584020099620; Thu, 12 Mar 2020 06:34:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1584020099; cv=none; d=google.com; s=arc-20160816; b=Gvhjp/ClTp4UUE4MOu72fEtr4MzaNPk4Avp95IeiNArGuhWkOfMDzOs67FX9ph7WjU 7C96EgZiY15paltD1NDJR/Nz+xRSgo5lbee07hqGAjQvaTBce1VHhShLpPI2SvHSUM/U 2Ur2X7ek4C4e0za7JN50qaPcei0X8Rfk2gzW+3XHeqTPDX1Kk7+SJbVGifDfw3BpjMOZ bjuUX/ivez4h80nQtKy6Q+q+wCAPEuvya4KAxZSc2Clisx9KuaKCh0yICk5n5bTz+Kt9 V45mIGn2HVMHtZ6pVMgAomnaUj6bfWluEnwFJCPoOB2CoI7HLGDIVFKtYUvS5jDH/F0u VqjQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=mKsXFRcK8AcNaumHFcbmSoneU4WCI5BNbLya6zWwdso=; b=bLNUBJmvdC3WuEH8phHjXwKFKgBnx2E7RAeuCxSMa4lgydfbUJObdo2be1BcKEGrdI mTJh8XYn3+0U5lsyCic8tTi6JBla9S/7ixmS9gdv9PfI1YjmcHCg6TO+cvGLc2h8pqio CLxRfFCNl4SAVi+Hn/UcV4E95mkjk3qxzWl+cYP8y5THIklwwhJWRb0koUmfrGWTTEcJ 9Ls65g9J4dChhAV7+zGo4HbQRCtRPFf7WS686n6T04RL53E0dbhzky4p2sf69SGBHSdN w0VJlDuJAjsuP1LTyQUYjN1ViVlSPL0pklWOQeMOKx55Jtyk0EWgkV575datsM1MkOIp odfg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b="yGpVXdf/"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s16si2642234oic.23.2020.03.12.06.34.47; Thu, 12 Mar 2020 06:34:59 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b="yGpVXdf/"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727359AbgCLNbg (ORCPT + 99 others); Thu, 12 Mar 2020 09:31:36 -0400 Received: from mail-wm1-f68.google.com ([209.85.128.68]:50464 "EHLO mail-wm1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727240AbgCLNbg (ORCPT ); Thu, 12 Mar 2020 09:31:36 -0400 Received: by mail-wm1-f68.google.com with SMTP id a5so6118098wmb.0 for ; Thu, 12 Mar 2020 06:31:35 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=mKsXFRcK8AcNaumHFcbmSoneU4WCI5BNbLya6zWwdso=; b=yGpVXdf/zvaZ2oK6Mt2+1GDAOyAcjE2YL1fV8629Sl0fjgJVBfCic1VwugB4VQba3I 3QveKXHMnoAegaDY0ROjo174WbRvRCFA5sWlFur932L2a0dceZAXJDFyDaY5+5A+5YQI gNC2vQqUjVLeasn5PxXhMAAa7j/16lkRClmD8g5CGiEYmRvidQtzxIKvij4ppKqbZRJ9 RkonPce8pXKdXw86YvlInePQdX8c1ic7TFrlbZy+1zYerMEU8IIr5GeiLhknxM4jhMEE lugULtEYx7q1Bn7ALGTjrbKvlBzUa/kFM7fjsRe4EgyRj6vQWW02NEqOYJiEk3YcI7Oh V+PQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=mKsXFRcK8AcNaumHFcbmSoneU4WCI5BNbLya6zWwdso=; b=b6p85Q9/6l8HMjDsGTfb8cEBdZUj41SuiY4E4KX334qc7YJbJ/FQBbDAnbKL3xlvHv 1ah5NpSWNpeOx05pTIqCYmTAvJg02fowgv9O2JaPkkp7SYhi98YyzDEs9RKzbVpKhm6k TCMl3I6zm6wL7Ff8EisVnw3Irel8+G0H4bRZoGBqGgg2AWP7JwSVEKM6zhDuhce1Rtq+ 2XzciTyg9k7KdmN6vDI5fHiO57lnUPbDMsNq6LnxiYM0OjY9i3nDroBoU8pNrTERQ5b7 pTVSeV7m+Hzb5uS1G/GM6EqmD1p2AHfndEifYo/aT2yXyQ6E94nd8VRwPBb6oDo/O1Bc rvRg== X-Gm-Message-State: ANhLgQ1G5TpjBTtszOnyIxMdUlc+fKWpt1KMghsKm5HgnDk+9lHrsXb3 lV8VuKmUtYUqGkkt68HHYPmXXw== X-Received: by 2002:a1c:c5:: with SMTP id 188mr4903051wma.89.1584019894533; Thu, 12 Mar 2020 06:31:34 -0700 (PDT) Received: from bender.baylibre.local (laubervilliers-658-1-213-31.w90-63.abo.wanadoo.fr. [90.63.244.31]) by smtp.gmail.com with ESMTPSA id m21sm12242885wmi.27.2020.03.12.06.31.33 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 12 Mar 2020 06:31:33 -0700 (PDT) From: Neil Armstrong To: broonie@kernel.org Cc: Neil Armstrong , linux-spi@vger.kernel.org, linux-amlogic@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Subject: [PATCH 0/9] spi: meson-spicc: add support for AXG and G12A variants Date: Thu, 12 Mar 2020 14:31:22 +0100 Message-Id: <20200312133131.26430-1-narmstrong@baylibre.com> X-Mailer: git-send-email 2.22.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The SPICC controller in Amlogic AXG & G12A is capable of driving the CLK/MOSI/SS signal lines through the idle state which avoid the signals floating in unexpected state, is capable of using linear clock divider to reach a much fine tuned range of clocks, while the old controller only uses a power of two clock divider, result at a more coarse clock range and finally is capable of running at 80M clock. The SPICC controller in Amlogic G12A takes the source clock from a specific clock instead of the bus clock and has a different FIFO size and doesn't handle the RX Half interrupt the same way as GXL & AXG variants. Thus the burst management is simplified and takes in account a variable FIFO size. Now the controller can support frequencies higher than 30MHz, we need the setup the I/O line delays in regard of the SPI clock frequency. Neil Armstrong (7): spi: meson-spicc: remove unused variables spi: meson-spicc: support max 80MHz clock spi: meson-spicc: add min sclk for each compatible spi: meson-spicc: setup IO line delay spi: meson-spicc: adapt burst handling for G12A support dt-bindings: spi: amlogic,meson-gx-spicc: add Amlogic G12A compatible spi: meson-spicc: add support for Amlogic G12A Sunny Luo (2): spi: meson-spicc: enhance output enable feature spi: meson-spicc: add a linear clock divider support .../bindings/spi/amlogic,meson-gx-spicc.yaml | 22 + drivers/spi/Kconfig | 1 + drivers/spi/spi-meson-spicc.c | 496 +++++++++++++----- 3 files changed, 392 insertions(+), 127 deletions(-) -- 2.22.0