Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Received-SPF: Pass (protection.outlook.com: domain of xilinx.com designates
 149.199.60.83 as permitted sender) receiver=protection.outlook.com;
 client-ip=149.199.60.83; helo=xsj-pvapsmtpgw01;
Subject: Re: [PATCH v6 3/3] arm64: dts: zynqmp: Add GTR transceivers
To:     Laurent Pinchart <laurent.pinchart@ideasonboard.com>,
        linux-kernel@vger.kernel.org
Cc:     Kishon Vijay Abraham I <kishon@ti.com>,
        Anurag Kumar Vulisha <anurag.kumar.vulisha@xilinx.com>,
        Michal Simek <michal.simek@xilinx.com>
References: <20200311103252.17514-1-laurent.pinchart@ideasonboard.com>
 <20200311103252.17514-4-laurent.pinchart@ideasonboard.com>
From:   Michal Simek <michal.simek@xilinx.com>
Message-ID: <28092fc2-c226-7ec5-c2ae-31870e94e0c2@xilinx.com>
Date:   Fri, 13 Mar 2020 07:54:00 +0100
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101
 Thunderbird/68.4.1
MIME-Version: 1.0
In-Reply-To: <20200311103252.17514-4-laurent.pinchart@ideasonboard.com>
Content-Type: text/plain; charset=utf-8
Content-Language: en-US
Content-Transfer-Encoding: 7bit
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 13 Mar 2020 06:54:18.8548
 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: f668c398-b9e0-46e1-c3b8-08d7c71b5a55
X-MS-Exchange-CrossTenant-Id: 657af505-d5df-48d0-8300-c31994686c5c
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=657af505-d5df-48d0-8300-c31994686c5c;Ip=[149.199.60.83];Helo=[xsj-pvapsmtpgw01]
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: BL0PR02MB4961
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On 11. 03. 20 11:32, Laurent Pinchart wrote:
> Add a DT node for the PS-GTR transceivers.
> 
> Signed-off-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
> ---
>  arch/arm64/boot/dts/xilinx/zynqmp.dtsi | 10 ++++++++++
>  1 file changed, 10 insertions(+)
> 
> diff --git a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
> index 2e284eb8d3c1..5e06e4c19d94 100644
> --- a/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
> +++ b/arch/arm64/boot/dts/xilinx/zynqmp.dtsi
> @@ -13,6 +13,7 @@
>   */
>  
>  #include <dt-bindings/power/xlnx-zynqmp-power.h>
> +#include <dt-bindings/reset/xlnx-zynqmp-resets.h>
>  
>  / {
>  	compatible = "xlnx,zynqmp";
> @@ -564,6 +565,15 @@ pcie_intc: legacy-interrupt-controller {
>  			};
>  		};
>  
> +		psgtr: phy@fd400000 {
> +			compatible = "xlnx,zynqmp-psgtr-v1.1";
> +			status = "disabled";
> +			reg = <0x0 0xfd400000 0x0 0x40000>,
> +			      <0x0 0xfd3d0000 0x0 0x1000>;
> +			reg-names = "serdes", "siou";
> +			#phy-cells = <4>;
> +		};
> +
>  		rtc: rtc@ffa60000 {
>  			compatible = "xlnx,zynqmp-rtc";
>  			status = "disabled";
> 

Acked-by: Michal Simek <michal.simek@xilinx.com>

Thanks,
Michal