Received: by 2002:a25:e7d8:0:0:0:0:0 with SMTP id e207csp102697ybh; Fri, 13 Mar 2020 17:56:04 -0700 (PDT) X-Google-Smtp-Source: ADFU+vsSkY6pORt4MZBuXAz8snzdjIKajZP/akXRla3PE9Gv/XRc/qF5O5sovsJZrd7wTRc5tQcq X-Received: by 2002:a9d:3b76:: with SMTP id z109mr8164709otb.335.1584147364034; Fri, 13 Mar 2020 17:56:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1584147364; cv=none; d=google.com; s=arc-20160816; b=r95dtEeoOjlAgpInUhd78eOzadUc4MzJhVo9CMXDap4IzQ4g2kpKU0Bwuoz6JP4are 3RVFsAHf8zvlMgOfEpEKD8qS/PCqbLw+t4wAr9KfJbCx8Gy/F9Q+EA8OUjOjVDKXS2/W AZChJukCc77zrYa4DnurJ3rDLKVEtZRJB26ic7fR2KjcYrc6cQgsbsFuYr/4KlESOmpZ +24zF67Ha2biERQl3VtenDH+TC0dz8T2yk0ghDw75e617zbDT5IQVNlNNnYMbnnK5S2B HITXQyzsUmC26+nmQErZAIU6rQMdAt2zP7Asv5xY1s1pkBg9iSSga0J3c5TFUz4OlDsY K+xg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dmarc-filter:dkim-signature; bh=f+CR1kcG4Nmj1zbB3rR2lH3I1Cysjzz9Pe1f5KmSe4o=; b=ccgqy5fPt6q41K3qqIFOy7zcdi/2cJjWHEH0L9TznqIkYFBheVRh16OeMV1ol4+lfO ctxY/q723xXq65+e8sJqv0ToidMhEPD06N4KcSohQIf9HbaMXdE46fYnJXwmUWwA8lLp hi/rBKNRYvkEKnDOC56KjUZB0ZFPPCdK6cncT5/zdjLJGjJfDoInWbnE0Okmv/YrYKYy Yy1fAWVo7LCXhBanvFx4E0Z9FA6D4rEVLpzwv2ctjd3O6WqKgGYdsjQlXsIHFAy5M5uK NpAk9nm2U/f+Qqmc71b0435JnzPWtv0vEH6m5+jhh0MCcagnwYq8m2QzgFBGMuEqFrzZ eAjA== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@mg.codeaurora.org header.s=smtp header.b=uZyzXaRE; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e4si1565755oiy.81.2020.03.13.17.55.52; Fri, 13 Mar 2020 17:56:04 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@mg.codeaurora.org header.s=smtp header.b=uZyzXaRE; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727802AbgCNAzH (ORCPT + 99 others); Fri, 13 Mar 2020 20:55:07 -0400 Received: from mail27.static.mailgun.info ([104.130.122.27]:50379 "EHLO mail27.static.mailgun.info" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727769AbgCNAzG (ORCPT ); Fri, 13 Mar 2020 20:55:06 -0400 DKIM-Signature: a=rsa-sha256; v=1; c=relaxed/relaxed; d=mg.codeaurora.org; q=dns/txt; s=smtp; t=1584147306; h=References: In-Reply-To: Message-Id: Date: Subject: Cc: To: From: Sender; bh=f+CR1kcG4Nmj1zbB3rR2lH3I1Cysjzz9Pe1f5KmSe4o=; b=uZyzXaRE3NWq8c86xJbOZJNXTfRjhUthJE+8qLat/f5xM4hEBP+hSwG+4raw4Fy7RwfMmfS/ Oxoglk5hKmeUZwgP0E/4GEvRMK0WcQrY6WueUlMV//OeZAV2FpA60J2DHDUZELqTDhN1Uj9L 3WWeBk0iBlPgaxMWzL2v8ful3Vo= X-Mailgun-Sending-Ip: 104.130.122.27 X-Mailgun-Sid: WyI0MWYwYSIsICJsaW51eC1rZXJuZWxAdmdlci5rZXJuZWwub3JnIiwgImJlOWU0YSJd Received: from smtp.codeaurora.org (ec2-35-166-182-171.us-west-2.compute.amazonaws.com [35.166.182.171]) by mxa.mailgun.org with ESMTP id 5e6c2b68.7f139b73d228-smtp-out-n05; Sat, 14 Mar 2020 00:55:04 -0000 (UTC) Received: by smtp.codeaurora.org (Postfix, from userid 1001) id DE64DC447A1; Sat, 14 Mar 2020 00:55:03 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-caf-mail-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-1.0 required=2.0 tests=ALL_TRUSTED,SPF_NONE, URIBL_BLOCKED autolearn=unavailable autolearn_force=no version=3.4.0 Received: from wcheng-linux.qualcomm.com (i-global254.qualcomm.com [199.106.103.254]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: wcheng) by smtp.codeaurora.org (Postfix) with ESMTPSA id 0E42CC4478F; Sat, 14 Mar 2020 00:55:01 +0000 (UTC) DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 0E42CC4478F Authentication-Results: aws-us-west-2-caf-mail-1.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: aws-us-west-2-caf-mail-1.web.codeaurora.org; spf=none smtp.mailfrom=wcheng@codeaurora.org From: Wesley Cheng To: agross@kernel.org, bjorn.andersson@linaro.org, kishon@ti.com, robh+dt@kernel.org, mark.rutland@arm.com, p.zabel@pengutronix.de Cc: linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Wesley Cheng Subject: [PATCH 4/4] phy: qcom-qmp: Use proper PWRDOWN offset for sm8150 USB Date: Fri, 13 Mar 2020 17:54:53 -0700 Message-Id: <1584147293-6763-5-git-send-email-wcheng@codeaurora.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1584147293-6763-1-git-send-email-wcheng@codeaurora.org> References: <1584147293-6763-1-git-send-email-wcheng@codeaurora.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The register map for SM8150 QMP USB SSPHY has moved QPHY_POWER_DOWN_CONTROL to a different offset. Allow for an offset in the register table to override default value if it is a DP capable PHY. Signed-off-by: Wesley Cheng --- drivers/phy/qualcomm/phy-qcom-qmp.c | 4 ++++ 1 file changed, 4 insertions(+) diff --git a/drivers/phy/qualcomm/phy-qcom-qmp.c b/drivers/phy/qualcomm/phy-qcom-qmp.c index cc04471..71a230a 100644 --- a/drivers/phy/qualcomm/phy-qcom-qmp.c +++ b/drivers/phy/qualcomm/phy-qcom-qmp.c @@ -164,6 +164,7 @@ enum qphy_reg_layout { [QPHY_SW_RESET] = 0x00, [QPHY_START_CTRL] = 0x44, [QPHY_PCS_STATUS] = 0x14, + [QPHY_COM_POWER_DOWN_CONTROL] = 0x40, }; static const unsigned int sdm845_ufsphy_regs_layout[] = { @@ -1627,6 +1628,9 @@ static int qcom_qmp_phy_com_init(struct qmp_phy *qphy) if (cfg->has_phy_com_ctrl) qphy_setbits(serdes, cfg->regs[QPHY_COM_POWER_DOWN_CONTROL], SW_PWRDN); + else if (!cfg->has_phy_com_ctrl && cfg->regs[QPHY_COM_POWER_DOWN_CONTROL]) + qphy_setbits(pcs, cfg->regs[QPHY_COM_POWER_DOWN_CONTROL], + cfg->pwrdn_ctrl); else qphy_setbits(pcs, QPHY_POWER_DOWN_CONTROL, cfg->pwrdn_ctrl); -- The Qualcomm Innovation Center, Inc. is a member of the Code Aurora Forum, a Linux Foundation Collaborative Project