Received: by 2002:a25:e7d8:0:0:0:0:0 with SMTP id e207csp222259ybh; Fri, 13 Mar 2020 20:45:13 -0700 (PDT) X-Google-Smtp-Source: ADFU+vvaAj3Y/EtDGJIwaz40zibzyKQJZlXr4giyCL2OXEv1yccEYdBklFtBrQxxXPG/SUrJNARn X-Received: by 2002:a9d:3661:: with SMTP id w88mr13233668otb.223.1584157513222; Fri, 13 Mar 2020 20:45:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1584157513; cv=none; d=google.com; s=arc-20160816; b=KYKVSDoFS/jIwRNbLOpMJOnvhqfuNwXnlWqXNGCuF3MQlov32o9WL+wXl9VwJ2sMIa NqDPFtgI9mfYUD6+y8iE1nWRGnHDPzBrQpa0ygKpxQ7CoJndoQNcN1iDx09b9vg8uZ2N CpQMKc4DDE8D2JDc9MkrkKQtyDiNEQcfmGb3bBTzdNBqpRXmsY0YtkXffwyXlE2Rk+lK MC0ou8q3aosMVZ6E0byqYi5ob+ZkuEuTaLF0lEkgJL5giNO0eQmhCYCttEpxr1iMIHPQ JsDidJWt71xiNJnhlkZ2bAk9hp1v7GOngRduonBjLtB0PhH4Wb6o6B9PS56Hu7mSUrmM 3yXw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=1Pj1IvyQZeaS70F3xc9DkF7XF72/D8ssdBHetYdYdQQ=; b=wyVqe4snXIK3JVlKSCek//ESiselty8Ax8cgD8GwP+S6L3JRlHNp2JfCUdvl215Kw8 OOvVWBfkCqtpPdJt7K3FFVvXPj3HidiGQd7VtaGbqo5DhaQMxuAxVP6FktcfK6baIvWu CXcHhTq88WkEAEANHC0MR+IKeHoJ5Xb4wXXxpIr6DDcA9LRDPe6GoOxjxMtajl72q6hq rI/J5i3BDOeKBN0shIKjj0GeGGLmvh1gavyfn42Ijz5Mrx4tOxcs+4pwImEUBB+z/0Eu iBnrvkCcC44PJRcl3BJ0dGt0CODubzMsQMwYZrIsUm0emJdPhWcDldkM+DME/ZoyQzCR KbgA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n1si5905159otf.102.2020.03.13.20.45.00; Fri, 13 Mar 2020 20:45:13 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726666AbgCNDok (ORCPT + 99 others); Fri, 13 Mar 2020 23:44:40 -0400 Received: from inva020.nxp.com ([92.121.34.13]:60618 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726399AbgCNDoj (ORCPT ); Fri, 13 Mar 2020 23:44:39 -0400 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id BA0B21A1971; Sat, 14 Mar 2020 04:44:36 +0100 (CET) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id F239C1A194B; Sat, 14 Mar 2020 04:44:26 +0100 (CET) Received: from titan.ap.freescale.net (titan.ap.freescale.net [10.192.208.233]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id 0E26B402C1; Sat, 14 Mar 2020 11:44:14 +0800 (SGT) From: Xiaowei Bao To: Zhiqiang.Hou@nxp.com, Minghuan.Lian@nxp.com, mingkai.hu@nxp.com, bhelgaas@google.com, robh+dt@kernel.org, shawnguo@kernel.org, leoyang.li@nxp.com, kishon@ti.com, lorenzo.pieralisi@arm.com, roy.zang@nxp.com, amurray@thegoodpenguin.co.uk, jingoohan1@gmail.com, gustavo.pimentel@synopsys.com, andrew.murray@arm.com, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org Cc: Xiaowei Bao Subject: [PATCH v6 00/11] Add the multiple PF support for DWC and Layerscape Date: Sat, 14 Mar 2020 11:30:27 +0800 Message-Id: <20200314033038.24844-1-xiaowei.bao@nxp.com> X-Mailer: git-send-email 2.9.5 X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the PCIe EP multiple PF support for DWC and Layerscape, add the doorbell MSIX function for DWC, use list to manage the PF of one PCIe controller, and refactor the Layerscape EP driver due to some platforms difference. Xiaowei Bao (11): PCI: designware-ep: Add multiple PFs support for DWC PCI: designware-ep: Add the doorbell mode of MSI-X in EP mode PCI: designware-ep: Move the function of getting MSI capability forward PCI: designware-ep: Modify MSI and MSIX CAP way of finding dt-bindings: pci: layerscape-pci: Add compatible strings for ls1088a and ls2088a PCI: layerscape: Fix some format issue of the code PCI: layerscape: Modify the way of getting capability with different PEX PCI: layerscape: Modify the MSIX to the doorbell mode PCI: layerscape: Add EP mode support for ls1088a and ls2088a arm64: dts: layerscape: Add PCIe EP node for ls1088a misc: pci_endpoint_test: Add LS1088a in pci_device_id table .../devicetree/bindings/pci/layerscape-pci.txt | 2 + arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi | 31 +++ drivers/misc/pci_endpoint_test.c | 2 + drivers/pci/controller/dwc/pci-layerscape-ep.c | 100 ++++++-- drivers/pci/controller/dwc/pcie-designware-ep.c | 255 +++++++++++++++++---- drivers/pci/controller/dwc/pcie-designware.c | 59 +++-- drivers/pci/controller/dwc/pcie-designware.h | 48 +++- 7 files changed, 404 insertions(+), 93 deletions(-) -- 2.9.5