Received: by 2002:a25:e7d8:0:0:0:0:0 with SMTP id e207csp1126667ybh; Sat, 14 Mar 2020 18:47:08 -0700 (PDT) X-Google-Smtp-Source: ADFU+vuuU7ddD1Gek6IO96eX9C7U9yhQyQNmPyDAw61iPv7qBzLb9o6LLe74uhYhGSEvphSozO0n X-Received: by 2002:a9d:64ca:: with SMTP id n10mr17491962otl.325.1584236828600; Sat, 14 Mar 2020 18:47:08 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1584236828; cv=none; d=google.com; s=arc-20160816; b=GBP5qc3ThWTd2dtwEf9anc6DGB+BercBQc7GwtBX+Q+VECm9X14jxLtsQfQgopakT5 b9nIj40bQupWYBS4CnGvat7cZ6z5HZcqYUFH+NMWvoGJWf7nm8YPscxF1gT68UBGe4wg iwQk9HI7wg0IZAyiHma/anAd85AuKaXhMH2yqQdMivZH021msUNhxb08nKKNpZUhr4rw VX3NH30FagR3COT6FwHmycPsBPpd9uFXlSrY/if6ReIlGvs98n8XTcfk6jUWKacH4SmG 7FUWXHAcU8kXE4RUot7OTW9wX3HCQ0mTm6J5SRwVwOylg9Zbc8mw4bzwwPwhhiAwGVOY Y1JA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=x52xXIXK6pPK6/ZlFIxKUYbjv7dRay6339W/L0ntpdo=; b=hmutFkHiwix5aw4xw2EQd4zgoo0Ui9ptLeZKsiO9jOa1Tj8URLKo+G+QYQTQP2A2H4 CMX71gnXCj/6Ug79ngntgsV1BG7L6CimrEdFPQtSvI0UroA7TqRVTt7a0DXIjXkV7aoA A8w4EGSj1QPHU4a7UGWT54zDwAxtp/wMQ6d/oslksZhfTPo8tIV4mnhs3ppVUSuErDFr 0VpYAD+tlYY1fsIMWkHtS7xfPOXnc5TBdMZ1fqe8ixO9tG6GjwADuaHVDFmQvdAc6SAJ B1KIu4axm4WX9urYbYHpMFanz6hBVyZxoR00vtIjuQ7OXycrVD92T0MWwl0nDNGJ9RvO KJTA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=dFc9k1vp; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l11si7673856otk.207.2020.03.14.18.46.57; Sat, 14 Mar 2020 18:47:08 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=dFc9k1vp; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727393AbgCOBqK (ORCPT + 99 others); Sat, 14 Mar 2020 21:46:10 -0400 Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:4231 "EHLO hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727328AbgCOBqI (ORCPT ); Sat, 14 Mar 2020 21:46:08 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Sat, 14 Mar 2020 18:45:20 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Sat, 14 Mar 2020 18:46:07 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Sat, 14 Mar 2020 18:46:07 -0700 Received: from HQMAIL109.nvidia.com (172.20.187.15) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Sun, 15 Mar 2020 01:46:06 +0000 Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Sun, 15 Mar 2020 01:46:07 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.175.141]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Sat, 14 Mar 2020 18:46:06 -0700 From: Sowjanya Komatineni To: , , , , , , CC: , , , , Subject: [RFC PATCH v4 5/8] dt-binding: tegra: Add VI and CSI bindings Date: Sat, 14 Mar 2020 18:46:03 -0700 Message-ID: <1584236766-24819-6-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1584236766-24819-1-git-send-email-skomatineni@nvidia.com> References: <1584236766-24819-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1584236720; bh=x52xXIXK6pPK6/ZlFIxKUYbjv7dRay6339W/L0ntpdo=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=dFc9k1vp28YxOH3wufekbsgrNgM6YnhK/YtQYvmm9jQoRva+w7oHUvVoMYKcztC5D MBKaqIBs4QDmf5m4JbJ5hQWZtlU6eaRq7wOeFYU+RlRGrEHC7EC+hC9OvEswKfm91c bpigm2ZuFgDRf9sYLpd7lvvr+HzOfxCb110KqmZBnLQ7Jdr2+eSAmNBG0JCW3AMMj7 kFda4hgQGdUeZ+x5u9JUQ5eX0QzE5qt5oTjwM2+sP5F7cE6iga83+LS/C5I9lJ8zVX mrCFYyE55L0v+4J/+M82QjPh7yhsVnzFSjH/XcvTbLlL4vkAevJ2NqFGTx0qt/jxvh 4a76QSJkWFrQQ== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Tegra contains VI controller which can support up to 6 MIPI CSI camera sensors. Each Tegra CSI port from CSI unit can be one-to-one mapper to VI channel and can capture from an external camera sensor or from built-in test pattern generator. This patch adds dt-bindings for Tegra VI and CSI. Signed-off-by: Sowjanya Komatineni --- .../display/tegra/nvidia,tegra20-host1x.txt | 67 +++++++++++++++++----- 1 file changed, 54 insertions(+), 13 deletions(-) diff --git a/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt b/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt index 9999255..9421569 100644 --- a/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt +++ b/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt @@ -40,14 +40,25 @@ of the following host1x client modules: Required properties: - compatible: "nvidia,tegra-vi" - - reg: Physical base address and length of the controller's registers. + - reg: Physical base address and length of the controller registers. - interrupts: The interrupt outputs from the controller. - - clocks: Must contain one entry, for the module clock. + - clocks: Must contain an entry for the module clock "vi" See ../clocks/clock-bindings.txt for details. - - resets: Must contain an entry for each entry in reset-names. - See ../reset/reset.txt for details. - - reset-names: Must include the following entries: - - vi + - power-domains: Must include venc powergate node as vi is in VE partition. + + Tegra210 has CSI part of VI sharing same host interface and register + space. So, VI device node should have CSI child node. + + - csi: mipi csi interface to vi + + Required properties: + - compatible: "nvidia,tegra-csi" + - reg: Physical base address offset to parent and length of the controller + registers. + - clocks: Must contain entries csi, cilab, cilcd, cile clocks. + See ../clocks/clock-bindings.txt for details. + - power-domains: Must include sor powergate node as csicil is in + SOR partition. - epp: encoder pre-processor @@ -309,13 +320,43 @@ Example: reset-names = "mpe"; }; - vi { - compatible = "nvidia,tegra20-vi"; - reg = <0x54080000 0x00040000>; - interrupts = <0 69 0x04>; - clocks = <&tegra_car TEGRA20_CLK_VI>; - resets = <&tegra_car 100>; - reset-names = "vi"; + vi@54080000 { + compatible = "nvidia,tegra210-vi"; + reg = <0x0 0x54080000 0x0 0x700>; + interrupts = ; + assigned-clocks = <&tegra_car TEGRA210_CLK_VI>; + assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_C4_OUT0>; + + clocks = <&tegra_car TEGRA210_CLK_VI>; + clock-names = "vi"; + power-domains = <&pd_venc>; + + #address-cells = <1>; + #size-cells = <1>; + + ranges = <0x0 0x0 0x54080000 0x2000>; + + csi@838 { + compatible = "nvidia,tegra210-csi"; + reg = <0x838 0x1300>; + assigned-clocks = <&tegra_car TEGRA210_CLK_CILAB>, + <&tegra_car TEGRA210_CLK_CILCD>, + <&tegra_car TEGRA210_CLK_CILE>; + assigned-clock-parents = <&tegra_car TEGRA210_CLK_PLL_P>, + <&tegra_car TEGRA210_CLK_PLL_P>, + <&tegra_car TEGRA210_CLK_PLL_P>; + assigned-clock-rates = <102000000>, + <102000000>, + <102000000>; + + clocks = <&tegra_car TEGRA210_CLK_CSI>, + <&tegra_car TEGRA210_CLK_CILAB>, + <&tegra_car TEGRA210_CLK_CILCD>, + <&tegra_car TEGRA210_CLK_CILE>; + clock-names = "csi", "cilab", "cilcd", "cile"; + power-domains = <&pd_sor>; + }; + }; epp { -- 2.7.4